Variable bandwidth DPLL bit synchronizer with rapid acquisitionimplemented as a finite state machine |
| |
Authors: | Brugel H Driessen PF |
| |
Affiliation: | Dept. of Electr. & Comput. Eng., Victoria Univ., BC; |
| |
Abstract: | A digital PLL bit synchronizer with variable loop bandwidth for rapid acquisition and good tracking performance is proposed, and its performance analyzed using Markov chain techniques. Results are presented for the distributions of acquisition time and time to first bit slip in terms of state transition probabilities. For burst mode data, results for the timing error and bit error rate as a function of the preamble bit number are obtained. All results are evaluated by repeated matrix products and verified by simulation. Comparison of the variable bandwidth DPLL to a fixed bandwidth DPLL shows significantly faster acquisition for a given tracking performance |
| |
Keywords: | |
|
|