| 基于FPGA的高速自适应滤波器的实现 |
| |
| 引用本文： | 程文帆,朱雪琼. 基于FPGA的高速自适应滤波器的实现[J]. 电子技术应用, 2011, 37(6) |
| |
| 作者姓名： | 程文帆 朱雪琼 |
| |
| 作者单位： | 华侨大学信息科学与工程学院,福建厦门,361021 |
| |
| 摘 要： | 在LMS算法进行变步长处理的基础上,结合驰豫超前流水线技术和时序重构技术提出了创新结构和改进算法,在FPGA的仿真综合环境中设计实现了该高速自适应滤波器,并且在AlteraDE2-70开发板上进行了板级测试。
|
| 关 键 词： | 自适应滤波器 FPGA DSP Builder 驰豫超前技术 流水线 时序重构 |
Implementation of high speed AF based on FPGA |
| |
| Cheng Wenfan,Zhu Xueqiong. Implementation of high speed AF based on FPGA[J]. Application of Electronic Technique, 2011, 37(6) |
| |
| Authors: | Cheng Wenfan Zhu Xueqiong |
| |
| Affiliation: | Cheng Wenfan,Zhu Xueqiong(Information Science and Engineering College of Huaqiao University,Xiamen 361021,China) |
| |
| Abstract: | In the foundation of varying step-size LMS algorithm,the paper proposes new architectures and advanced algorithms combining delay leading transfer pipeline and timing refactoring,and the simulation and synthesis of the efficient self-adaption filter realization based on FPGA is given.At last,the system has been tested on Altera DE2-70 board. |
| |
| Keywords: | adaptive filtering FPGA DSP Builder delay leading transfer pipeline retiming |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
