Design of a New High Speed Amplifier Circuit for the Analog Subsystems |
| |
Authors: | S I Cho J H Bang D Y Kim |
| |
Affiliation: | (1) Memory R&D Division, Hynix Semiconductor Inc., Kyungki, Korea |
| |
Abstract: | A high speed CMOS amplifier circuit with a new architecture especially suited for analog subsystems and a simple high speed CMOS comparator utilizing the proposed CMOS amplifier circuit are presented. The proposed circuit is simulated using 0.35 m process parameters. The configuration results in several performance improvements over a typical CMOS differential to single ended amplifier. Design details and simulation results show that the newly designed CMOS amplifier circuit and the high speed CMOS comparator are applicable to high speed analog subsystems, especially the flash A/D converter. |
| |
Keywords: | comparator differential amplifier self-bias complementary |
本文献已被 SpringerLink 等数据库收录! |