A Compact DSP Core with Static Floating-Point Arithmetic |
| |
Authors: | Tay-Jyi Lin Hung-Yueh Lin Chie-Min Chao Chih-Wei Liu and Chih-Wei Jen |
| |
Affiliation: | (1) Department of Electronics Engineering, National Chiao Tung University, Taiwan;(2) SoC Technology Center, Industrial Technology Research Institute, Taiwan |
| |
Abstract: | A multimedia system-on-a-chip (SoC) usually contains one or more programmable digital signal processors (DSP) to accelerate
data-intensive computations. But most of these DSP cores are designed originally for standalone applications, and they must
have some overlapped (and redundant) components with the host microprocessor. This paper presents a compact DSP for multi-core
systems, which is fully programmable and has been optimized to execute a set of signal processing kernels very efficiently.
The DSP core was designed concurrently with its automatic software generator based on high-level synthesis. Moreover, it performs
lightweight arithmetic—the static floating-point (SFP), which approximates the quality of floating-point (FP) operations with
the hardware similar to that of the integer arithmetic. In our simulations, the compact DSP and its auto-generated software
can achieve 3X performance (estimated in cycles) of those DSP cores in the dual-core baseband processors with similar computing resources.
Besides, the 16-bit SFP has above 40 dB signal to round-off noise ratio over the IEEE single-precision FP, and it even outperforms
the hand-optimized programs based on the 32-bit integer arithmetic. The 24-bit SFP has above 64 dB quality, of which the maximum
precision is identical to that of the single-precision FP. Finally, the DSP core has been implemented and fabricated in the
UMC 0.18μm 1P6M CMOS technology. It can operate at 314.5 MHz while consuming 52mW average power. The core size is only 1.5 mm×1.5 mm
including the 16 KB on-chip memory and the AMBA AHB interface.
This work was supported by the National Science Council, Taiwan under Grant NSC93-2220-E-009-017. Besides, the authors would
like to thank the National Chip Implementation Center (CIC) for chip fabrication.
Tay-Jyi Lin received the BS degree in electrical and control engineering from National Chiao Tung University, Taiwan, in 1998. He is
working toward the PhD degree in the Department of Electronics Engineering and the Institute of Electronics, National Chiao
Tung University. His current researches include the heterogeneous computing platform for embedded multimedia systems, complexity-aware
architecture design, and high-performance/low-power digital signal processors.
Hung-Yueh Lin received the BS and the MS degrees in electronics engineering from National Chiao Tung University, Taiwan, in 2002 and 2004,
respectively. He is now with MediaTek, Inc., Hsinchu, Taiwan. His research interests include lightweight computer arithmetic
and DSP architecture.
Chie-Min Chao received the BS degree in electronics engineering from National Chiao Tung University, Taiwan, in 2003, where he is currently
pursuing his MS degree. His researches include system software development, VLSI system design, and DSP architecture.
Chih-Wei Liu received the BS and the PhD degrees in electrical engineering from National Tsing Hua University, Taiwan, in 1991 and 1999,
respectively. From 1999 to 2000, he was an integrated circuit design engineer at the Electronics Research and Service Organization
(ERSO) of Industrial Technology Research Institute (ITRI), Taiwan. Then, near the end of 2000, he started to work for the
SoC Technology Center (STC) of ITRI as a project leader and eventually left ITRI at the end of Oct., 2003. He is currently
with the Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Taiwan, as
an assistant professor. His current research interests include SoC and VLSI system design, processor architecture, digital
signal processing, digital communications, and coding theory.
Chein-Wei Jen received the BS degree from National Chiao Tung University, Taiwan, in 1970, the MS degree from Stanford University in 1977,
and the PhD degree from National Chiao Tung University in 1983. From 1981 to 2004, he was with the Department of Electronics
Engineering and the Institute of Electronics at National Chiao Tung University. Dr Jen was given the Outstanding Electrical
Engineering Professor Award by the Chinese Institute of Electrical Engineering in 2002. He is currently the General Director
of the SoC Technology Center at Industrial Technology Research Institute, the Adviser of National SoC Program, and the Managing
Director of the Board of the Taiwan IC Design Society. His research interests include SoC design, VLSI architectures, multimedia
processing, and design automation. He holds seven patents and has published over 50 journal and 100 conference papers in these
areas. |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |
|