| 二维DWT／IDWT处理器的VLSI设计 |
| |
| 引用本文： | 陈旭昀,周汀.二维DWT／IDWT处理器的VLSI设计[J].电子学报,1997,25(2):29-32. |
| |
| 作者姓名： | 陈旭昀 周汀 |
| |
| 作者单位： | 复旦大学专用集成电路与系统国家重点实验室 |
| |
| 摘 要： | 在本文中，我们设计了基于多分辨分析，适合于硬件实现的二维ＤＷＴ和ＩＤＷＴ实时系统，采用了ｔｏｐ－ｄｏｗｎ的ＶＬＳＩ设计方法，用硬件描述语言ＶＨＤＬ，在Ｓｙｎｏｐｓｙｓ系统中进行了验证和综合，综合结果表明：系统的规模为７１４０单元面积，对于四层信小波变换，数据处理速度约可达到４Ｍｐｉｘｅｌ／ｓ。
|
| 关 键 词： | 图象编码 DWT IDWT VLSI 设计 |
A VLAI Architecture for Forward/Inverse 2D Discrete Wavelet Transform |
| |
| Chen XU yun,Zhou Ting,Min Hao,Zhang Qianling.A VLAI Architecture for Forward/Inverse 2D Discrete Wavelet Transform[J].Acta Electronica Sinica,1997,25(2):29-32. |
| |
| Authors: | Chen XU yun Zhou Ting Min Hao Zhang Qianling |
| |
| Abstract: | A VLSI architecture for forward/inverse 2D discrete wavelet transform in realtime applications is presented in this paper. It is designed and verified by the hardware descirption language (VHDL)and is suitable for the hardware implementation. The VHDL of our architecture is synthesized by the Synopsys synthesizer. The synthesized circuits contain 7140 area. The results show that the speed of data processing can reach about 4M pixel/s. |
| |
| Keywords: | Image coding VLSI VHDL Synthesis Discrete wavelet transform (DWT) |
| 本文献已被 CNKI 维普 等数据库收录！ |
