| 一种高效的三维DWT VLSI结构设计方法 |
| |
| 引用本文： | 高涛,白璘.一种高效的三维DWT VLSI结构设计方法[J].电子设计工程,2012,20(14):120-122. |
| |
| 作者姓名： | 高涛 白璘 |
| |
| 作者单位： | 长安大学信息工程学院,陕西西安,710064 |
| |
| 基金项目： | 中央高校基本科研业务费专项资金 |
| |
| 摘 要： | 文中通过深入研究三维离散小波变换(3D DWT)核心算法并根据序列图像编码的特点,设计并实现了一种适合硬件实现的高效的三维小波变换VLSI结构。编写了相应verilog模型,并进行了仿真和逻辑综合。仿真结果表明行列滤波并行处理并采用流水线设计方法,加快了运算速度,有效降低了片内存储容量。
|
| 关 键 词： | 三维小波变换 VLSI 提升算法 verilog模型 |
VLSI architecture design with highly efficient for 3D DWT |
| |
| GAO Tao,BAI.VLSI architecture design with highly efficient for 3D DWT[J].Electronic Design Engineering,2012,20(14):120-122. |
| |
| Authors: | GAO Tao BAI |
| |
| Affiliation: | Lin(School of Information Engineering,Chang’an University,Xi’an 710064,China) |
| |
| Abstract: | A VLSI architecture with highly efficient for three dimensional discrete wavelet transform(3D DWT) is presented by studying 3D DWT core algorithm in deepness and according to image characteristic.The hardware structure of 3D wavelet video coder is designed,and the verilog modules are programmed,simulated and synthesized.The result show that processing a few datum with row filter operations that are paralleling with column filter operations,the on-chip memory capacity is progressively reduced.Furthermore,the architecture of the row filter and column filter and a pipelined method adopt that can speed up the transforms and improves the hardware utilization. |
| |
| Keywords: | 3D DWT VLSI lifting scheme model of verilog |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
