首页 | 本学科首页   官方微博 | 高级检索  
     


Factored Edge-Valued Binary Decision Diagrams
Authors:Paul Tafertshofer  Massoud Pedram
Affiliation:(1) Institute of Electronic Design Automation, Technical University of Munich, Munich, Germany;(2) Department of Electrical Engineering-Systems, University of Southern California, Los Angeles, CA, 90089
Abstract:Factored Edge-Valued Binary Decision Diagrams form an extension to Edge-Valued Binary Decision Diagrams. By associating both an additive and a multiplicative weight with the edges, FEVBDDs can be used to represent a wider range of functions concisely. As a result, the computational complexity for certain operations can be significantly reduced compared to EVBDDs. Additionally, the introduction of multiplicative edge weights allows us to directly represent the so-called complement edges which are used in OBDDs, thus providing a one to one mapping of all OBDDs to FEVBDDs. Applications such as integer linear programming and logic verification that have been proposed for EVBDDs also benefit from the extension. We also present a complete matrix package based on FEVBDDs and apply the package to the problem of solving the Chapman-Kolmogorov equations.
Keywords:Ordered Binary Decision Diagrams  Pseudo-Boolean functions  affine property  logic verification  integer linear programming  matrix operations
本文献已被 SpringerLink 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号