首页 | 本学科首页   官方微博 | 高级检索  
     

低相噪锁相介质振荡器研究
引用本文:宋学峰,何庆国.低相噪锁相介质振荡器研究[J].半导体技术,2010,35(11):1126-1129.
作者姓名:宋学峰  何庆国
作者单位:中国电子科技集团公司,第十三研究所,石家庄,050051;中国电子科技集团公司,第十三研究所,石家庄,050051
摘    要:针对高的相位噪声指标要求,对取样锁相介质振荡器进行了研究.通过相位噪声分析,明晰了采用介质振荡器与取样锁相技术降低相位噪声的机理,并分别对介质振荡器与锁相环路进行了设计.设计中,应用HFSS与ADS对介质振荡器进行了联合仿真,体现了计算机辅助设计的优势.最终研制出17 GHz锁相介质振荡器,测试结果为:输出功率13.1 dBm;杂波抑制>70 dB;谐波抑制>25 dB; 相位噪声为-105 dBc/Hz@1 kHz,-106 dBc/Hz@10 kHz,-111 dBc/Hz@100 kHz,-129 dBc/Hz@1 MHz.

关 键 词:相位噪声  介质振荡器  取样锁相环  联合仿真  计算机辅助设计

Study of Low Phase Noise Locking Phase Oscillators with Dielectric Resonators
Song Xuefeng,He Qingguo.Study of Low Phase Noise Locking Phase Oscillators with Dielectric Resonators[J].Semiconductor Technology,2010,35(11):1126-1129.
Authors:Song Xuefeng  He Qingguo
Affiliation:Song Xuefeng,He Qingguo(The 13th Research Institute,CETC,Shijiazhuang 050051,China)
Abstract:The low phase noise locking phase oscillator with the dielectric resonator was studied for the requirement of low phase noise.The theory of reducing phase noise was ascertained by the DRO and sampling phase-lacked teckniques after studying the concept of the phase noise in detail,then the DRO and the sampling phase-locked circuit were designed.A co-simulation of HFSS and ADS was used in the design of DRO and had a good effect on CDA. A 17 GHz locking phase oscillator with the dielectric resonator was develo...
Keywords:phase noise  DRO  sampling phase-locked loop  co-simulation  CAD  
本文献已被 CNKI 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号