A fully on-chip LDO voltage regulator with 37 dB PSRR at 1 MHz for remotely powered biomedical implants |
| |
Authors: | Vahid Majidzadeh Kanber Mithat Silay Alexandre Schmid Catherine Dehollain Yusuf Leblebici |
| |
Affiliation: | (1) Microelectronic Systems Laboratory, Swiss Federal Institute of Technology EPFL, CH-1015 Lausanne, Switzerland;(2) RF-IC Group, Swiss Federal Institute of Technology EPFL, CH-1015 Lausanne, Switzerland |
| |
Abstract: | This article presents a fully on-chip low-power LDO voltage regulator dedicated to remotely powered wireless cortical implants. This regulator is stable over the full range of alternating load current and provides fast load regulation achieved by applying a time-domain design methodology. Moreover, a new compensation technique is proposed and implemented to improve PSRR beyond the performance levels which can be obtained using the standard cascode compensation technique. Measurement results show that the regulator has a load regulation of 0.175 V/A, a line regulation of 0.024%, and a PSRR of 37 dB at 1 MHz power carrier frequency. The output of the regulator settles within 10-bit accuracy of the nominal voltage (1.8 V) within 1.6 μs, at full load transition. The total ground current including the bandgap reference circuit is 28 μA and the active chip area measures 290 μm × 360 μm in a 0.18 μm CMOS technology. |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |
|