首页 | 本学科首页   官方微博 | 高级检索  
     

基于BIST的NoC系统通信链路测试研究
引用本文:万春霆,杨娟. 基于BIST的NoC系统通信链路测试研究[J]. 电子科技, 2014, 27(10): 167-170
作者姓名:万春霆  杨娟
作者单位:(桂林电子科技大学 电子工程与自动化学院,广西 桂林 541004)
基金项目:广西研究生教育创新计划基金资助项目
摘    要:采用内建自测试技术,完成了对NoC系统通信链路的测试。测试内容包括路由节点与其之间链路的测试,以及其与资源节点之间链路的测试。文中用硬件描述语言Verilog HDL完成各个测试模块的设计,用Quartus II软件自带的逻辑分析仪在基于FPGA的NoC系统硬件平台上完成测试。该测试方法不仅提高了故障覆盖率,还大幅降低了测试时间。

关 键 词:片上网络  内建自测试  通信架构  FPGA  

Test of NoC System Communication Link Based on BIST
WAN Chunting,YANG Juan. Test of NoC System Communication Link Based on BIST[J]. Electronic Science and Technology, 2014, 27(10): 167-170
Authors:WAN Chunting  YANG Juan
Affiliation:(School of Electronic Engineering and Automation,Guilin University of Electronic Technology,Guilin 541004,China)
Abstract:With the development of Network-on-chip(NoC) system,it is necessary to test the Network-on-chip communication link. In this paper,the Build-In Self Test(Build-In Self Test,BIST) technology has been used to complete the communication link testing of the NoC system. The testing includes the link testing between the router node and the testing between a router node and the resource node which is connected with it. Verilog HDL language described with hardware is used to complete the design of each testing module. Then the logic analyzer with Quartus II software is used to complete the testing on NoC system hardware platform based on FPGA. The test method not only improves the fault coverage,but also greatly reduces testing time.
Keywords:Network-on-Chip(NoC)  built-in self-test  communication-architecture  FPGA
本文献已被 CNKI 维普 万方数据 等数据库收录!
点击此处可从《电子科技》浏览原始摘要信息
点击此处可从《电子科技》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号