| 宽带低噪声CMOS数字电视频率综合器 |
| |
| 引用本文： | 吴烜,孙文,江玮,时龙兴.宽带低噪声CMOS数字电视频率综合器[J].固体电子学研究与进展,2007,27(3):414-420. |
| |
| 作者姓名： | 吴烜 孙文 江玮 时龙兴 |
| |
| 作者单位： | 东南大学国家专用集成电路系统工程研究中心,南京,210096 |
| |
| 摘 要： | 介绍了一块CMOS数字电视调谐芯片中的宽带PLL频率综合器。该芯片使用经典的单变频三波段结构,VCO通过片外谐振回路产生了从80MHz到910MHz的频率用于电视调谐。VCO模块采用了独创的稳幅机制来满足输出的幅度和相噪特性在宽带范围内的基本一致;同时对电荷泵的电流失配和输出噪声之间的关系进行了分析,优化了电流失配,同时获得了较好的输出噪声。该频率综合器采用3.3V 0.35μm CMOS RF工艺,满足了DVB-CQAM64数字电视的低噪声要求,实现了清晰的数字电视接收,最后给出了测试结果。
|
| 关 键 词： | 互补金属半导体氧化物 宽带 频率综合器 数字电视 自动幅度控制 相位噪声 电流失配 |
| 文章编号： | 1000-3819（2007）03-414-07 |
| 修稿时间： | 2006-06-12 |
A Wideband Low Noise CMOS DTV Frequency Synthesizer |
| |
| WU Xuan,SUN Wen,JIANG Wei,SHI Longxing.A Wideband Low Noise CMOS DTV Frequency Synthesizer[J].Research & Progress of Solid State Electronics,2007,27(3):414-420. |
| |
| Authors: | WU Xuan SUN Wen JIANG Wei SHI Longxing |
| |
| Affiliation: | National ASIC System and Engineering Research Center, Southeast University, Nanjing, 210096, CHN |
| |
| Abstract: | A wide-band frequency synthesizer in a CMOS DTV tuner chip is presented. The tuner chip adopts the classic three-band single conversion architecture. Off-chip resonator is used in VCO to generate local oscillation from 80 MHz to 910MHz. A novel automatic amplitude control(AAC) module is used in the VCO block to maintain the output performance in such a wide band. The paper also analyzes the relationship between current mismatch and output noise of charge pump then optimization is made to reach good performance. The synthesizer is implemented in 3.3 V 0.35 μm CMOS process and can satisfy the low noise requirements of DVB-C QAM64 standard. Through the synthesizer, the tuner can receive DTV signals clearly. The testing results are proposed. |
| |
| Keywords: | CMOS wide band frequency synthesizer digital TV automatic amplitude control (AAC) phase noise current mismatch |
| 本文献已被 维普 万方数据 等数据库收录！ |
|
