A Compact High-Efficiency CMOS Power Amplifier With Built-in Linearizer

In this letter, a compact high-efficiency CMOS power amplifier (PA) with built-in linearizer that works at 2.4 GHz using TSMC 0.18 $mu$m technology for digital wireless communications applications is presented. The cascode configuration is utilized to overcome the low break-down voltage problem and the hot-carrier effects for high power operations of CMOS devices. The linearizer design reduces the AM-AM quantities to extend the $P_{1 {rm dB}}$ point while the AM-PM distortions are improved as well. The final designed PA exhibits $P_{1 {rm dB}}$ of 20.6 dBm and 24.6% power-added-efficiency (PAE) with 35 dBm output-intercept-point in the third order (OIP3). The saturated output power is 22 dBm with 30% in PAE, while the chip size is less than 1 mm$^{2}$.