| 基于FPGA的中频数字化接收机系统实现 |
| |
| 引用本文： | 汪敏,胡泽,肖斌. 基于FPGA的中频数字化接收机系统实现[J]. 信息技术, 2007, 31(7): 113-115 |
| |
| 作者姓名： | 汪敏 胡泽 肖斌 |
| |
| 作者单位： | 西南石油大学电子信息工程学院,成都,610500 |
| |
| 摘 要： | 介绍了一种基于附的中频数字化接收机的硬件设计，给出总体设计方案，主要部件及参数的设计方法，讨论了高阶腿滤波器在附中采用分布式算法实现。最后测试结果表明此系统合理可靠且满足设计要求。
|
| 关 键 词： | 中频数字化接收机 FIR滤波器 |
| 文章编号： | 1009-2552（2007）07-0113-03 |
| 修稿时间： | 2006-11-06 |
Realization of IF digital receiver system based on FPGA |
| |
| WANG Min,HU Ze,XIAO Bin. Realization of IF digital receiver system based on FPGA[J]. Information Technology, 2007, 31(7): 113-115 |
| |
| Authors: | WANG Min HU Ze XIAO Bin |
| |
| Affiliation: | College of Electronic and Information Engineering, Southwest Petroleum University, Chengdu 610500, China |
| |
| Abstract: | This paper introduces the hardware design of the IF digitized receiver based on the FPGA, including the overall design scheme, the designing idea of main parts and parameter. It also presents a solution of the realization of a high - order FIR filter in FPGA by using distributed arithmetic. The experimental results show that the system is reasonable and reliable and meets the design requirement. |
| |
| Keywords: | FPGA |
| 本文献已被 维普 万方数据 等数据库收录！ |
|
