| 基于FPGA的数字钟电路设计 |
| |
| 引用本文： | 高锐.基于FPGA的数字钟电路设计[J].机械设计与制造工程,2012(5):57-60,64. |
| |
| 作者姓名： | 高锐 |
| |
| 作者单位： | 长春职业技术学院工程技术分院,吉林长春130033 |
| |
| 摘 要： | 数字钟是典型的电子电路的应用，而基于FPGA的数字钟电路具有更大的灵活性和通用性。以QuartusII软件为设计平台，进行了基于FPGA的数字钟电路的方案设计、程序设计输入、编译和仿真等操作，比较完整地说明了数字钟电路的设计过程、功能和可编程逻辑器件设计的操作流程。
|
| 关 键 词： | FPGA 数字钟设计 设计输入 编译 仿真 |
Design of Digital Clock Circuit Based on FPGA |
| |
| GAO Rui.Design of Digital Clock Circuit Based on FPGA[J].Machine Design and Manufacturing Engineering,2012(5):57-60,64. |
| |
| Authors: | GAO Rui |
| |
| Affiliation: | GAO Rui (Changchun Vocational Technical College, Jilin Changchun, 130033, China) |
| |
| Abstract: | A digital clock is typical of the application of electronic circuits, and based on FPGA digital clockcircuit has more flexibility and versatility. Based on QuartusII software for the design platform and FPGA digital clock of the circuit design, it develops the program design input, compilation, simulation and opera- tion. It shows detail about digital clock circuit design process, function and programmable logic device design process. |
| |
| Keywords: | FPGA Digital Clock Design Input Compiling Simulation |
| 本文献已被 维普 等数据库收录！ |
