首页 | 本学科首页   官方微博 | 高级检索  
     

基于增强型并口的CCD图像数据高速采集系统
引用本文:魏仲慧,张贵祥,何昕. 基于增强型并口的CCD图像数据高速采集系统[J]. 计算机测量与控制, 2008, 16(2): 276-278,281
作者姓名:魏仲慧  张贵祥  何昕
作者单位:1. 中国科学院长春光学精密机械与物理研究所,吉林,长春,130033
2. 中国科学院长春光学精密机械与物理研究所,吉林,长春,130033;中国科学院,研究生院,北京,100039
摘    要:针对CCD图像数据高速采集和实时传输处理,介绍一种利用增强型并口进行高速采集的方法;系统采用复杂可编程逻辑器件CPLD实现增强型并口的控制和系统时序与逻辑控制,为了保证CCD图像数据高速传输,采用FIFO(First In First Out)作为增强型并口总线和CCD数据流之间的缓存区进行数据缓存,协调传输速率与A/D采样速率的不一致,系统与计算机的高速数据传输采用VC++编程实现;通过实验结果得出系统数据传输速率达500 kB/s;该系统具有结构简单、性能稳定可靠、实时性强、体积小、功耗低等优点。

关 键 词:增强型并口  CPLD  数据采集  FIFO
文章编号:1671-4598(2008)02-0276-03
收稿时间:2007-05-09
修稿时间:2007-06-11

High-speed Acquisition System of CCD Image Based on Enhanced Parallel Port
Wei Zhonghui,Zhang Guixiang,He Xin. High-speed Acquisition System of CCD Image Based on Enhanced Parallel Port[J]. Computer Measurement & Control, 2008, 16(2): 276-278,281
Authors:Wei Zhonghui  Zhang Guixiang  He Xin
Affiliation:1 (1.Changchun Institute of Optics,Fine Mechanics and Physics,Chinese Academy of Sciences,Changchun 130033,China;2.Graduate School,Chinese Academy of Sciences,Beijing 100039,China)
Abstract:A method of high-speed acquisition is introduced by using EPP(enhanced parallel port) aimed at the data gathering of a CCD image. The system adopts CPLD(complicated programmable logic device) to realize the systematic timing and logic control of EPP.In order to guarantee the high-speed transmission of CCD image data,using FIFO(First in First Out) to carry on the buffer memory of the data.The high-speed data transmission from the system to computer is realized by Visual C .The experimental result shows that the systematic transfer rate of data reaches 500kB/s.This system has advantages of simple structure,reliable and steady function,strong real-time,small volume and low consumption.
Keywords:EPP  CPLD  data Acquisition  FIFO
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号