Voltage difference engineering in SOI MOSFETs: A novel side gate device with improved electrical performance |
| |
Authors: | Mohammad K Anvarifard Ali A Orouji |
| |
Affiliation: | Electrical Engineering Department, Semnan University, Semnan, Iran |
| |
Abstract: | We studied the impact of voltage difference engineering in a silicon-on-insulator metal oxide semiconductor field-effect transistor (SOI-MOSFET) and compared the performance to that of a conventional SOI-MOSFET (C-SOI). Our structure, called a SIG-SOI MOSFET, includes main and side gates with an optimum voltage difference between them. The voltage difference leads to an inverted channel as an electrical drain extension under the side gate. This channel creates a stepped potential distribution along the channel that it cannot be seen in the C-SOI MOSFETs. The voltage difference controls the channel properly and two-dimensional two-carrier device simulations revealed lower threshold voltage variations, larger breakdown voltage, higher voltage gain, lower hot carrier effects, improved drain-induced barrier lowering, lower drain conductance, higher unilateral power gain, and lower leakage current compared to a C-SOI device. Thus, our proposed structure has higher performance than a typical C-SOI structure. |
| |
Keywords: | Field-effect transistor Silicon on insulator Main and side gates Two-dimensional simulation Voltage difference |
本文献已被 ScienceDirect 等数据库收录! |
|