|
|||||
|
|
Formal modeling and synthesis of programmable logic controllers |
|
| Authors: | Rui WangAuthor Vitae Xiaoyu SongAuthor VitaeJianzhong ZhuAuthor Vitae Ming GuAuthor Vitae |
| Affiliation: | a School of Software, Tsinghua University, Beijing, China b Key Lab for ISS of MOE, Tsinghua University, Beijing, China c Department of Computer Science, Tsinghua University, Beijing, China d ECE Dept, Portland State University, Portland, OR, USA |
| Abstract: | Programmable logic controllers (PLCs) are complex cyber-physical systems which are widely used in industry. This paper presents a robust approach to design and implement PLC-based embedded systems. Timed automata are used to model the controller and its environment. We validate the design model with resort to model checking techniques. We propose an algorithm to generate PLC code from timed automata and implement this algorithm with a prototype tool. This method can condense the developing process and guarantee the correctness of PLC programs. A case study demonstrates the effectiveness of the method. |
| Keywords: | PLC Formal specification Code synthesis Embedded software |
| 本文献已被 ScienceDirect 等数据库收录！ | |