首页 | 本学科首页   官方微博 | 高级检索  
     

2.4 GHz载频FMCW信号发生器的设计与实现
引用本文:吴庭翱,王伟,唐伟民.2.4 GHz载频FMCW信号发生器的设计与实现[J].现代电子技术,2014(21):53-57,61.
作者姓名:吴庭翱  王伟  唐伟民
作者单位:1. 海军装备部,北京,100841
2. 哈尔滨工程大学 自动化学院,黑龙江 哈尔滨,150001
摘    要:随着FMCW雷达的应用领域越来越广泛,对于FMCW信号发生器的性能要求也越来越高。采用了DDS激励PLL的混合式频率合成技术对合成器相位噪声、杂散损耗和线性度等性能指标进行分析,在此基础上设计并实现了2.4 GHz载频FMCW信号发生器。其中DDS芯片AD9910产生低频段的线性调频信号,PLL芯片HMC820LP6CE通过倍频将低频段调频信号倍频到高频段,STM32为控制器。实测结果表明,该系统具有频率分辨率高、相噪低、杂散损耗小、捷变频时间短、线性度高的特点。其近端杂散为-59.64 d Bc,远端杂散为-55.02 d Bc,相位噪声在100 k Hz处为-95.57 d Bc/Hz,在400 k Hz处为-118.38 d Bc/Hz。

关 键 词:FMCW  信号发生器  DDS  PLL

Design and implementation of 2.4 GHz carrier frequency FMCW signal generator
WU Tinggao , WANG Wei , TANG Weimin.Design and implementation of 2.4 GHz carrier frequency FMCW signal generator[J].Modern Electronic Technique,2014(21):53-57,61.
Authors:WU Tinggao  WANG Wei  TANG Weimin
Affiliation:WU Ting-gao,WANG Wei,TANG Wei-min(1. Marine Equipment Department, Beljing 100841, China; 2. College of Automation, Harbin Engineering University, Harbin 150001, China)
Abstract:With the more and more wide application of FMCW radar,the performance requirements of FMCW signal generator is also more stringent. The DDS+PLL frequency synthesis technique was used to analyze the phase noise,stray loss and linearity performance indexes of the synthesizer. Based on this,a 2.4 GHz FMCW signal generator was designed,in which DDS chip AD9910 generates low frequency chirp signal,PLL chip HMC820LP6 CE as multiplier converts FM signal in low frequency to that in high frequency,and STM32 is taken as its controller. The experimental results show that the system has the characteristics of high frequency resolution,low phase noise,low stray loss,short frequency switching time,high linearity. Its proximal stray is-59.64 d Bc,remote stray is-55.02 d Bc,phase noise at 100 k Hz is-95.57 d Bc/Hz and at 400 k Hz is-118.38 d Bc/Hz.
Keywords:FMCW  signal generator  DDS  PLL
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号