首页 | 本学科首页   官方微博 | 高级检索  
     


Implementation of IEEE-1588 timing and synchronization for ATCA control and data acquisition systems
Authors:Miguel Correia  Jorge Sousa  Álvaro Combo  António P. Rodrigues  Bernardo B. Carvalho  António J.N. Batista  Bruno Gonçalves  Carlos M.B.A. Correia  Carlos A.F. Varandas
Affiliation:1. Associação EURATOM/IST, Instituto de Plasmas e Fusão Nuclear-Laboratório Associado, Instituto Superior Técnico, Universidade Técnica de Lisboa, Lisboa, Portugal;2. Grupo de Electrónica e Instrumentação do Centro de Instrumentação, Dept. de Física, Universidade de Coimbra, Coimbra, Portugal
Abstract:Control and data acquisition (C&DA) systems for Fusion experiments are required to provide accurate timing and synchronization (T&S) signals to all of its components. IPFN adopted PICMG's Advanced Telecommunications Computing Architecture (ATCA) industry standard to develop C&DA instrumentation. ATCA was chosen not only for its high throughput characteristics but also for its high availability (HA) features which become of greater importance in steady-state operation scenarios. However, the specified ATCA clock and synchronization interface may be too limited for the timing and synchronization needs in advanced Physics experiments. Upcoming specification extensions, developed by the “xTCA for Physics” workgroups, will contemplate, among others, a complementary timing specification, developed by the PICMG xTCA for Physics IO, Timing and Synchronization Technical Committee. The IEEE-1588 Precision Time Protocol (PTP) over Ethernet is one of the protocols, proposed by the Committee, aiming for precise synchronization of clocks in measurement and control systems, based on low jitter and slave-to-slave skew criteria.The paper presents an implementation of IEEE-1588 over Ethernet, in an ATCA hardware platform. The ATCA hardware consists of an Advanced Mezzanine Card (AMC) quad-carrier front board with PCI Express switching. IEEE-1588 is to be implemented on a Virtex-6 FPGA. Ethernet connectivity with the remote master clock is located on the rear transition module (RTM). The generated synchronized clock and absolute time in IRIG-B format are distributed to all systems endpoints by a cross-point switch which is also implemented on the FPGA.
Keywords:
本文献已被 ScienceDirect 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号