Dynamic Reconfiguration Technologies Based on FPGA in Software Defined Radio System |
| |
Authors: | Ke He Louise Crockett Robert Stewart |
| |
Affiliation: | (1) EEE Department, University of Strathclyde, 204 George Street, Glasgow, G1 1XW, Scotland, UK |
| |
Abstract: | Partial Reconfiguration (PR) is a method for Field Programmable Gate Array (FPGA) designs which allows multiple applications
to time-share a portion of an FPGA while the rest of the device continues to operate unaffected. Using this strategy, the
physical layer processing architecture in Software Defined Radio (SDR) systems can benefit from reduced complexity and increased
design flexibility, as different waveform applications can be grouped into one part of a single FPGA. Waveform switching often
means not only changing functionality, but also changing the FPGA clock frequency. However, that is beyond the current functionality
of PR processes as the clock components (such as Digital Clock Managers (DCMs)) are excluded from the process of partial reconfiguration.
In this paper, we present a novel architecture that combines another reconfigurable technology, Dynamic Reconfigurable Port
(DRP), with PR based on a single FPGA in order to dynamically change both functionality and also the clock frequency. The
architecture is demonstrated to reduce hardware utilization significantly compared with standard, static FPGA design. |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |
|