Efficient method for simulating time delays of distributedinterconnections in VLSI circuits |
| |
| Authors: | Maffezzoni P. Brambilla A. |
| |
| Affiliation: | Dipt. di Elettronica e Inf., Politecnico di Milano ; |
| |
| Abstract: | A new technique is described for modelling a general distributed RC line through a simple lumped net. This reduced order model approximates both the long time voltage response and the input loading effect of the line. The proposed method has the advantage of allowing the employment of circuit simulators such as SPICE to evaluate interconnect delays in complex layouts |
| |
| Keywords: | |
|
