| 二模冗余MIPS处理器的设计与实现 |
| |
| 引用本文： | 何凯成,施慧彬. 二模冗余MIPS处理器的设计与实现[J]. 单片机与嵌入式系统应用, 2013, 13(3): 4-6 |
| |
| 作者姓名： | 何凯成 施慧彬 |
| |
| 作者单位： | 南京航空航天大学计算机科学与技术学院,南京,210016 |
| |
| 摘 要： | 基于二模冗余技术和FPGA动态部分可重构技术设计了一种二模冗余MIPS处理器。处理器可以在不中断系统运行的同时,使用动态可重构技术修复系统故障;通过对系统内部重要模块设置冗余逻辑,保证了系统的稳定性。这两种技术的使用使得本处理器与其他处理器相比具有更高的可靠性和更长的寿命。处理器系统在Xilinx公司XC5VLX110T开发板的上板测试结果表明,此处理器能正常运行。
|
| 关 键 词： | 二模冗余 FPGA 动态可重构 MIPS |
Design of Dual-modular MIPS Processor |
| |
| He Kaicheng , Shi Huibin. Design of Dual-modular MIPS Processor[J]. Microcontrollers & Embedded Systems, 2013, 13(3): 4-6 |
| |
| Authors: | He Kaicheng Shi Huibin |
| |
| Affiliation: | (College of Computer Science and Technology, Nanjing University of Aeronautics and Astronautics, Nanjing 210016, China) |
| |
| Abstract: | The paper introduces a MIPS processor system based on dual-modular and FPGA dynamic partial reconfigurable technology. The FPGA dynamic partial reconfigurable technology makes it possible to repair faults without interrupting the system. The dual modu- lar technology ensures system stability by setting redundancy logic for important internal modules. These technologies indicate a higher reliability and longer life for the system. Results of on-board testing on Xilinx XC5VLXll0T show that the system works well. |
| |
| Keywords: | dual - modular FPGA dynamic partial reconfigurable MIPS |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
