50-Gb/s 4-b multiplexer/demultiplexer chip set using InP HEMTs |
| |
| Authors: | Sano K Murata K Sugitani S Sugahara H Enoki T |
| |
| Affiliation: | NTT Photonics Labs., NTT Corp., Kanagawa, Japan; |
| |
| Abstract: | A 50-Gb/s 4:1 multiplexer (MUX) and 1:4 demultiplexer (DEMUX) chip set using InP high electron mobility transistors (HEMTs) is described. In order to achieve wide-range bit-rate operation from several to 50 Gb/s, timing design inside the ICs was precisely executed. The packaged MUX operated from 4 to 50Gb/s with >1-V/sub pp/ output amplitude, and the DEMUX exhibited >180/spl deg/ phase margin from 4 to 50 Gb/s for 2/sup 31/-1 pseudorandom bit sequence (PRBS). Furthermore, 50-Gb/s back-to-back error-free operation for 2/sup 31/-1 PRBS was confirmed with the packaged MUX and DEMUX. |
| |
| Keywords: | |
|
|
