首页 | 本学科首页   官方微博 | 高级检索  
     


Novel design of a fast reversible Wallace sign multiplier circuit in nanotechnology
Authors:Ehsan Pour Ali Akbar  Keivan Navi
Affiliation:a Department of Computer Engineering, Dezful Branch, Islamic Azad University, Dezful, Iran
b Department of Computer Engineering, Shahre-Rey Branch, Islamic Azad University, Tehran, Iran
c Faculty of Electrical and Computer Engineering, Shahid Beheshti University, Tehran, Iran
Abstract:Today, reversible logic is emerging as an intensely studied research topic, having applications in diverse fields, such as low-power design, optical information processing, and quantum computation. In this paper, we have proposed two reversible Wallace signed multiplier circuits through modified Baugh-Wooley approach, which are much better than the two available counterparts in all the terms. The multiplier is an essential building block for the construction of computational units of quantum computers. Besides, we need signed multiplier circuits for numerous operations. However, only two reversible signed multiplier circuits have been presented so far. In the first proposed architecture, our goals are to decrease the depth of the circuit and to increase the speed of the circuit. In the second proposed circuit, we aimed to improve the quantum cost, garbage outputs, and other parameters. All the proposed circuits are in the nanometric scales and can be used in the design of very complex systems.
Keywords:Reversible logic   ZS series gates   Reversible array multiplier   Wallace sign multiplier
本文献已被 ScienceDirect 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号