|
|||||
|
|
A Two-Level Power-Grid Model for Transient Current Testing Evaluation |
|
| Authors: | B. Alorda V. Canals J. Segura |
| Affiliation: | (1) Dept. Física, University de les Illes Balears, Ctra. Valldemossa, km7.5, 07071 Palma de Mallorca, Italy |
| Abstract: | |
| Keywords: | current based testing transient current off-chip current monitors built-in current monitors power grid modeling |
| 本文献已被 SpringerLink 等数据库收录！ | |