| 小波图像编码的硬件实现 |
| |
| 引用本文： | 乔世杰,王国裕,智贵连.小波图像编码的硬件实现[J].现代电子技术,2002(2):91-96. |
| |
| 作者姓名： | 乔世杰 王国裕 智贵连 |
| |
| 作者单位： | 1. 西安交通大学电子工程系,西安,710049
2. 西安电力高等专科学校,西安,710032 |
| |
| 摘 要： | 设计了二维离散小波变换和快速零树编码的硬件结构,实现了一小波图像编码系统.编写了各个模块的Verilog
HDL模型,并进行了仿真和逻辑综合.最后用Altera公司的CPLD对整个编码系统进行了验证.结果表明,设计的硬件结构是正确的,可以用来实现小波图像编码系统.
|
| 关 键 词： | 离散小波变换 零树编码 VerilogHDL VLSI 图像编码 硬件实现 |
Hardware Implementation of a Wavelet Image Coder |
| |
| Qiao Shijie,WANG Guoyu,Zhi Guilian.Hardware Implementation of a Wavelet Image Coder[J].Modern Electronic Technique,2002(2):91-96. |
| |
| Authors: | Qiao Shijie WANG Guoyu Zhi Guilian |
| |
| Abstract: | Presents the hardware implementation of a wavelet image coder. It proposes the architectures to achieve 2-D Discrete Wavelet Transform (DWT) and a fast zerotree image coding (FZIC). The Verilog HDL models for 2-D DWT and FZIC are programmed, and extensive simulation has been carried out to optimize the design. The completed design is synthesized to Altera CPLD. The coder has been verified by a demonstration module and the experiment result shows that both the architectures are efficient and suitable for VLSI implementation. |
| |
| Keywords: | discrete wavelet transform zerotree image coding VLSI verilog HDL |
| 本文献已被 维普 万方数据 等数据库收录！ |
