Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits |
| |
Authors: | Ja Chun Ku Ismail Y |
| |
Affiliation: | Northwestern Univ., Evanston; |
| |
Abstract: | In this paper, the impact of thermal effects on low-power repeater insertion methodology is studied. An analytical methodology for thermal-aware repeater insertion that includes the electrothermal coupling between power, delay, and temperature is presented, and simulation results with global interconnect repeaters are discussed for 90- and 65-nm technology. Simulation results show that the proposed thermal-aware methodology can save 17.5% more power consumed by the repeaters compared to a thermal-unaware methodology for a given allowed delay penalty. In addition, the proposed methodology also results in a lower chip temperature, and thus, extra leakage power savings from other logic blocks. |
| |
Keywords: | |
|
|