| 一种快速以太网卡芯片时钟恢复电路 |
| |
| 引用本文： | 朱全庆,李海华,邹雪城,沈绪榜. 一种快速以太网卡芯片时钟恢复电路[J]. 固体电子学研究与进展, 2004, 24(4): 472-475,481 |
| |
| 作者姓名： | 朱全庆 李海华 邹雪城 沈绪榜 |
| |
| 作者单位： | 华中科技大学图像识别与人工智能研究所,国家图像处理与智能控制重点实验室,武汉,430074;华中科技大学电子科学与技术系,武汉,430074 |
| |
| 摘 要： | 提出了一种快速以太网卡芯片时钟恢复电路的设计 ,包括体系结构、用于 10 0BASE TX的改进MuellerMuller算法、用于 10 0BASE FX的鉴相器以及产生多相时钟的电荷泵锁相环。该时钟产生电路经过TSMC 0 .35 μm1P5MCMOS工艺验证 ,工作电压为 3.3V。实验结果表明该时钟恢复电路能够满足以太网卡芯片的要求。
|
| 关 键 词： | 时钟恢复 锁相环 自适应均衡器 |
| 文章编号： | 1000-3819(2004)04-472-04 |
A Clock Recovery Circuit for Fast Ethernet Application |
| |
| ZHU Quanqing LI Haihua ZOU Xuecheng SHEN Xubang. A Clock Recovery Circuit for Fast Ethernet Application[J]. Research & Progress of Solid State Electronics, 2004, 24(4): 472-475,481 |
| |
| Authors: | ZHU Quanqing LI Haihua ZOU Xuecheng SHEN Xubang |
| |
| Affiliation: | ZHU Quanqing 1 LI Haihua 2 ZOU Xuecheng 1 SHEN Xubang 1 |
| |
| Abstract: | This thesis presents a circuit architecture to realize clock recovery for fast Ethernet application, including system architecture, modified Mueller Muller algorithm for 100BASE-TX, phase detector for 100BASE-FX and multiple output charge pump PLL. The clock generator circuit with 3.3 V operation voltage has been verified by TSMC 0.35 μm 1P5M CMOS process. The results show that this clock recovery circuit can exactly extract the timing information. It has advantages over other ones for simplicity and easy implementation. |
| |
| Keywords: | clock recovery phase locked loop adaptive equalizer |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
