Low jitter and multirate clock and data recovery circuit using a MSADLL for chip-to-chip interconnection |
| |
Authors: | Hsiang-Hui Chang Rong-Jyi Yang Shen-Iuan Liu |
| |
Affiliation: | Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan; |
| |
Abstract: | A fully integrated clock and data recovery circuit (CDR) using a multiplying shifted-averaging delay locked loop and a rate-detection circuit is presented. It can achieve wide range and low jitter operation. A duty-cycle-insensitive phase detector is also proposed to mitigate the dependency on clock duty cycle variations. The experimental prototype has been fabricated in a 0.25-/spl mu/m 1P5M CMOS technology and occupies an active area of 2.89 mm/sup 2/. The measured CDR could operate from 125 Mb/s to 2.0 Gb/s with a bit error rate better than 10/sup -12/ from a 2.5-V supply. Over the entire operating frequency range, the maximum rms jitter of the recovered clock is less than 4 ps. |
| |
Keywords: | |
|
|