首页 | 本学科首页   官方微博 | 高级检索  
     

基于Single-Sequence布图规划边界约束问题的研究
引用本文:沈利,刘陈,赵华安. 基于Single-Sequence布图规划边界约束问题的研究[J]. 数字社区&智能家居, 2007, 0(19)
作者姓名:沈利  刘陈  赵华安
作者单位:南京邮电大学,江苏,南京,210003 南京邮电大学,江苏,南京,210003 日本国立熊本大学,日本
摘    要:布图规划是VLSI设计中非常重要的步骤.在计算机辅助设计中,布图被表示成编码以使其容易被计算机处理.Single-Sequence就是一种非常有用的表示布图的编码方法.一个布图中,一些模块如输入输出模块,必须放置在芯片的边界处,这种限制被称为边界约束.本论文提出了用模拟退火算法寻求最优布圈的方法,有效地解决了布图规划的边界约束问题.

关 键 词:VLSI  布图规划  模拟退火  Single-Sequence

The Boundary Constraints of Floorplanning Based on Single-Sequence
SHEN Li,LIU Chen,ZHAO Hua-an. The Boundary Constraints of Floorplanning Based on Single-Sequence[J]. Digital Community & Smart Home, 2007, 0(19)
Authors:SHEN Li  LIU Chen  ZHAO Hua-an
Affiliation:SHEN Li1,LIU Chen1,ZHAO Hua-an2
Abstract:The design of floorplanning is the most important step in the VLSI design. The floorplan is represented by codes in computer-aided design. Single-Sequence is a useful code representation. In a floorplan, some modules, such as Input/Output modules, must be placed on the boundary of chips, which is called the boundary constraint problem. In this paper, we propose a method for solving the boundary constraint problem and we seek the optimum solution by SA (Simulated Annealing) algorithm. It is proved that this method is useful and efficient in placement design with boundary constraints.
Keywords:VLSI  Floorplanning  Simulated Annealing  Single-Sequence
本文献已被 CNKI 维普 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号