共查询到19条相似文献,搜索用时 406 毫秒
1.
前言普通的串联稳压电源,性能比较好,但输出电压和输入电压之间的差值较大。即调整管的射极——集极之间的电压差较大,其最小电压差值约为2—3伏。所以这种直流稳压电源的效率比较低,通常在60~80%。为了提高直流稳压电源的效率,人们设计一种开关电源,使调整管处于开关状态。电源的效率得到提高。其效率通常在75~90%。但线路比较复杂,性能一般不高,是否通过某些途径。可以做到效率高、性能好的直流稳压电源呢?这是设计人员常在考虑的问题。笔者参考一些资料,设计试验了这类直流稳压电源、取得满意效果,现介绍如下。不妥之处请同志们批评指正。 相似文献
2.
本系统以直流稳压电源为核心,可预置直流稳压电源的输出电压,设置步进等级最低可达0.1 V,输出电压范围为0~15 V,最大电流为2 A,并可由液晶屏显示实际输出电压值。系统有过流保护,当输出电流过大时功率管自动截止,输出电压立即降为0 V。由单片机控制输出数字信号,经过D/A转换器(DAC0832)输出模拟量,再经过集成运算放大器放大,控制输出功率管的基极,随着功率管基极电压的变化而输出不同的电压。实际测试结果表明,本系统实际应用于需要高稳定度小功率恒压源的领域。 相似文献
3.
4.
为实现稳压电源的数控调节,采用AT89S52单片机来设计直流稳压电源。直流稳压电源通过软件的运行来控制整个仪器的工作,从而完成设定的功能。通过数字键盘来设置直流电源的输出电压,输出电压范围为0~9.9 V,最大电流为300 mA,并可由液晶屏LCD1602显示实际输出电压值。设计由单片机程控输出数字信号,经过D/A转换器DAC0832输出模拟量,再经过运算放大器LM324隔离放大,最后输出各种设备所需要的电压。实际测试表明,该设计性能优良,适用于需要高稳定度小功率恒压源的领域。 相似文献
5.
直流稳压电源是最常用的电子仪器,根据对输出电压的调节与指示方式不同主要分有两类。第一类最常用的是采用电位器调节输出电压并通过机械电压表头指示输出电压值,这一类直流稳压电源存在由于电位器机械磨损而容易出现输出电压变化、调节困难以及电压指示精度较低等缺点。第二类采用单片机控制输出电压调节与电压显示,这类直流稳压电源虽然解决了第一类直流稳压电源存在的缺点,但存在需要单片机开发工具且制作与调试较困难等缺点。 相似文献
6.
随着科学技术的发展,直流稳压电源的应用越来越广泛.针对传统直流稳压电源的稳定性不高的缺点,提出了一种数字式可调直流稳压电源.该电源以单片机为核心控制电路,采用PWM控制,A/D转换等方法调节输出电压,并通过LCD液晶显示器显示输出电压.该系统具有操作简便、稳定性强、调节精度高、输出电压纹波系数小等特点. 相似文献
7.
8.
9.
10.
学校实验室使用的直流稳压电源,大多是通过电位器来调整输出电压。在学生做实验的过程中,往往有人随意调整电压,稍不注意,就会造成实验失败或器件损坏。为此,我制作了一个能够“锁定输出电压”的电源,经过一番研制,就有了这块数控电源芯片。利用这块电源芯片,可以根据需要制作各种性能要求的电源。 相似文献
11.
Switched mode power supplies (SMPS) with multiple outputs are commonly used for powering up personal computers and many other consumer electronic appliances. Multiple output SMPS circuits normally employ several DC/DC converters for regulating the voltage in each of the outputs. In this paper, a single single ended primary inductance converter (SEPIC) is used to obtain multiple isolated and regulated DC outputs from a single unregulated DC input, so that the reliability and cost effectiveness of the system can be enhanced. Considering that a large number of SMPS are being used in various applications, it is essential to maintain good power quality at the AC mains side of the SMPS circuit adhering to the international standards. Average current control mode has been used in this paper to achieve unity power factor and sinusoidal current at the input side. A novel weighted error approach has been proposed to achieve excellent voltage regulation at all the outputs of the SMPS irrespective of the load variations and input supply fluctuations. The proposed system has been designed and simulated in a PSIM environment and implemented in hardware. The results obtained show an enhanced performance of the power supply in terms of its output voltage regulation and input power quality. 相似文献
12.
N3305A电子负载与电源检定 总被引:1,自引:0,他引:1
本文以Agilent公司N3305A直流电子负载为例,介绍了电子负载恒电流、恒电阻、恒电压、动态负载工作模式、使用方法及注意事项.针对直流稳压电源的电压显示误差、电流显示误差、稳压纹波、稳压电源调整率、稳流纹波、稳流电源调整率、稳压负载调整率、稳流负载调整率检定测试方法、测试过程的含义进行了讨论,对各种稳压电源开展科学、高效的产品检验具有积极的推动作用. 相似文献
13.
14.
为了解决航天器DC/DC变换器高压输入多路输出时,开关管电压应力以及多路输出稳定度问题,设计了一种基于UC1845的多路输出双管反激开关电源。主电路采用双管反激式变换器,使主开关管上的电压应力仅为输入电压Vin,满足航天器高可靠性的应用需求;同时电路采用磁隔离反馈稳压控制,通过一个反馈控制量实现多路输出,输出端配合应用低压差三端稳压器,各路输出负载稳定度优于±1%。控制电路采用电流型控制器UC1845,其具有电压调整率高、负载调整率高和瞬态响应快等优点。实验结果表明,该电源安全可靠、稳定性好、纹波小、效率高,达到了设计要求。 相似文献
15.
基于SG3525A的半桥式开关电源 总被引:1,自引:1,他引:0
开关电源以其轻小高效的特点在很多方面得到了广泛应用,市场广阔。文中介绍了DC/DC变换器主电路的分类,分析了半桥型DC/DC变换器的构成,并深入分析了其工作原理、工作过程,分析总结了其相对于其他类型DC/DC变换器拓扑的优点。对开关电源的控制方式进行了比较,给出了集成控制器的优点,同时给出了电压型集成控制器SG3525A的内部结构、管脚功能,详细分析其工作原理、应用和优点。设计了一款基于SG3525A的半桥式开关电源,给出其工作原理、过程,尤其深入分析了由SG3525A构成的控制电路;实验结果表明,该电源具有效率高、电压调整率和负载调整率高、稳定可靠等优点。 相似文献
16.
17.
Chandra A. Singh B. Singh B.N. Al-Haddad K. 《Power Electronics, IEEE Transactions on》2000,15(3):495-507
This paper deals with an implementation of a new control algorithm for a three-phase shunt active filter to regulate load terminal voltage, eliminate harmonics, correct supply power-factor, and balance the nonlinear unbalanced loads. A three-phase insulated gate bipolar transistor (IGBT) based current controlled voltage source inverter (CC-VSI) with a DC bus capacitor is used as an active filter (AF). The control algorithm of the AF uses two closed loop PI controllers. The DC bus voltage of the AF and three-phase supply voltages are used as feedback signals in the PI controllers. The control algorithm of the AF provides three-phase reference supply currents. A carrier wave pulse width modulation (PWM) current controller is employed over the reference and sensed supply currents to generate gating pulses of IGBTs of the AF. Test results are presented and discussed to demonstrate the voltage regulation, harmonic elimination, power-factor correction and load balancing capabilities of the AF system 相似文献
18.
Wicht B. Nirschl T. Schmitt-Landsiedel D. 《Solid-State Circuits, IEEE Journal of》2004,39(7):1148-1158
A quantitative yield analysis of a latch-type voltage sense amplifier with a high-impedance differential input stage is presented. It investigates the impact of supply voltage, input DC level, transistor sizing, and temperature on the input offset voltage. The input DC level turns out to be most significant. Also, an analytical expression for the sensing delay is derived which shows low sensitivity on the input DC bias voltage. A figure of merit indicates that an input dc level of 0.7 V/sub DD/ is optimal regarding speed and yield. Experimental results in 130-nm CMOS technology confirm that the yield can be significantly improved by lowering the input DC voltage to about 70% of the supply voltage. Thereby, the offset standard deviation decreases from 19 to 8.5 mV without affecting the delay. 相似文献
19.
Chi-Hao Wu Chern-Lin Chen 《Circuits and Systems II: Express Briefs, IEEE Transactions on》2009,56(10):763-767
This brief presents a high-efficiency current-regulated charge pump for a white light-emitting diode driver. The charge pump incorporates no series current regulator, unlike conventional voltage charge pump circuits. Output current regulation is accomplished by the proposed pumping current control. The experimental system, with two 1-muF flying and load capacitors, delivers a regulated 20-mA current from an input supply voltage of 2.8-4.2 V. The measured variation is less than 0.6% at a pumping frequency of 200 kHz. The active area of the designed chip is 0.43 mm2 in a 0.5-mum CMOS process. 相似文献