首页 | 本学科首页   官方微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   998篇
  免费   28篇
电工技术   37篇
综合类   1篇
化学工业   209篇
金属工艺   24篇
机械仪表   22篇
建筑科学   11篇
能源动力   45篇
轻工业   61篇
石油天然气   2篇
无线电   83篇
一般工业技术   174篇
冶金工业   265篇
原子能技术   28篇
自动化技术   64篇
  2023年   4篇
  2021年   25篇
  2020年   12篇
  2019年   9篇
  2018年   15篇
  2017年   12篇
  2016年   34篇
  2015年   11篇
  2014年   23篇
  2013年   43篇
  2012年   46篇
  2011年   78篇
  2010年   39篇
  2009年   23篇
  2008年   38篇
  2007年   33篇
  2006年   27篇
  2005年   23篇
  2004年   30篇
  2003年   16篇
  2002年   25篇
  2001年   8篇
  2000年   10篇
  1999年   17篇
  1998年   113篇
  1997年   63篇
  1996年   41篇
  1995年   25篇
  1994年   24篇
  1993年   18篇
  1992年   12篇
  1991年   8篇
  1990年   13篇
  1989年   12篇
  1988年   6篇
  1987年   6篇
  1986年   9篇
  1985年   6篇
  1984年   4篇
  1983年   8篇
  1982年   5篇
  1981年   6篇
  1980年   4篇
  1979年   4篇
  1978年   6篇
  1977年   8篇
  1976年   10篇
  1975年   4篇
  1972年   2篇
  1971年   3篇
排序方式: 共有1026条查询结果,搜索用时 15 毫秒
1.

A high-speed wireline interfaces, e.g. LVDS (Low Voltage Differential Signaling), are widely used in the aerospace field for powerful computing in artificial satellites and aircraft [19]. This paper describes Bit Error Rate (BER) prediction methodology for wireline data transmission under irradiation environment at the design stage of data transmitter, which is useful in proactively determining if the design circuit meets the BER criteria of the target system. Using a custom-designed LVDS transmitter (TX) to enhance latch-up immunity [42], the relationship between transistor size and BER has been analyzed with focusing on Single Event Effect (SEE) as a cause of the bit error. The measurement was executed under 84Kr17+ exposure of 322.0 MeV at various flux condition from 1?×?103 to 5?×?105 count/cm2/sec using cyclotron facility. For the analysis of the bit error, circuit simulation by SPICE was utilized with expressing the irradiation environment by a current source model. The current source model represents a single event strike into the circuit at drain and substrate junctions in bulk MOSFETs. For the construction of the current source model, a charge collection was simulated at the single particle strike with the creation of 3D Technology CAD (TCAD) models for the MOS devices of bulk transistor process technology. The simulation result of the charge correction was converted to a simple time-domain equation, and the single-event current source model was produced using the equation. The single-event current source was applied to SPICE simulation at bias current related circuits in the LVDS transmitter, then simulation results are carefully verified whether the output data is disturbed enough to cause bit errors on wireline data transmission. By the simulation, sensitive MOSFETs have been specified and a sum of the gate area for these MOSFETs has 29% better correlation than the normal evaluation index (sum of the drain area) by comparison to the actual BER measurement. Through the precise revelation of the sensitive area by SPICE simulation using the current model, it became possible to estimate BER under irradiation environment at the pre-fabrication design stage.

  相似文献   
2.
Metallurgical and Materials Transactions B - The dissolution and passivation of pure Cu and Cu-5 wt pct Ag anodes in H2SO4-CuSO4 electrolyte were investigated by a direct...  相似文献   
3.
4.
5.
The properties of mechanically and electrically processed silicon surfaces were evaluated by atomic force microscopy (AFM). Silicon specimens were processed using an electrically conductive diamond tip with and without vibration. After the electrical processing, protuberances were generated and the electric current through the silicon surface decreased because of local anodic oxidation. Grooves were formed by mechanical processing without vibration, and the electric current increased. In contrast, mechanical processing with vibration caused the surface to protuberate and the electrical resistance increased similar to that observed for electrical processing. With sequential processing, the local oxide layer formed by electrical processing can be removed by mechanical processing using the same tip without vibration. Although the electrical resistance is decreased by the mechanical processing without vibration, additional electrical processing on the mechanically processed area further increases the electrical resistance of the surface.  相似文献   
6.
7.
A versatile solid‐phase approach based on peptide chemistry was used to construct four classes of structurally diverse polyamines with modified backbones: linear, partially constrained, branched, and cyclic. Their effects on DNA duplex stability and structure were examined. The polyamines showed distinct activities, thus highlighting the importance of polyamine backbone structure. Interestingly, the rank order of polyamine ability for DNA compaction was different to that for their effects on circular dichroism and melting temperature, thus indicating that these polyamines have distinct effects on secondary and higher‐order structures of DNA.  相似文献   
8.
Structure‐guided protein engineering achieved a variant of the unique racemase AMDase G74C, with 40‐fold increased activity in the racemisation of several arylaliphatic carboxylic acids. Substrate binding during catalysis was investigated by saturation‐transfer‐difference NMR (STD‐NMR) spectroscopy. All atoms of the substrate showed interactions with the enzyme. STD‐NMR measurements revealed distinct nuclear Overhauser effects in experiments with and without molecular conversion. The spectroscopic analysis led to the identification of several amino acid residues whose substitutions increased the activity of G74C. Single amino acid exchanges increased the activity moderately; structure‐guided saturation mutagenesis yielded a quadruple mutant with a 40 times higher reaction rate. This study presents STD‐NMR as versatile tool for the analysis of enzyme–substrate interactions in catalytically competent systems and for the guidance of protein engineering.  相似文献   
9.
10.
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号