排序方式: 共有8条查询结果,搜索用时 15 毫秒
1
1.
del Rio R. de la Rosa J.M. Perez-Verdu B. Delgado-Restituto M. Dominguez-Castro R. Medeiro F. Rodriguez-Vazquez A. 《IEEE transactions on circuits and systems. I, Regular papers》2004,51(1):47-62
We present a 90-dB spurious-free dynamic range sigma-delta modulator (/spl Sigma//spl Delta/M) for asymmetric digital subscriber line applications (both ADSL and ADSL+), with up to a 4.4-MS/s digital output rate. It uses a cascade (MASH) multibit architecture and has been implemented in a 2.5-V supply, 0.25-/spl mu/m CMOS process with metal-insulator-metal capacitors. The prototypes feature 78-dB dynamic range (DR) in the 30-kHz to 2.2-MHz band (ADSL+) and 85-dB DR in the 30-kHz to 1.1-MHz band (ADSL). Integral and differential nonlinearity are within /spl plusmn/0.85 and /spl plusmn/0.80 LSB/sub 14 b/, respectively. The /spl Sigma//spl Delta/ modulator and its auxiliary blocks (clock phase and reference voltage generators, and I/O buffers) dissipate 65.8 mW. Only 55 mW are dissipated in the /spl Sigma//spl Delta/ modulator. 相似文献
2.
Integrated chaos generators 总被引:4,自引:0,他引:4
Delgado-Restituto M. Rodriguez-Vazquez A. 《Proceedings of the IEEE. Institute of Electrical and Electronics Engineers》2002,90(5):747-767
This paper surveys the different design issues, from mathematical model to silicon, involved in the design of analog CMOS integrated circuits for the generation of chaotic behavior 相似文献
3.
High resolution CMOS current comparators: design and applications to current-mode function generation 总被引:1,自引:1,他引:0
Rodríguez-Vázquez A. Domínguez-Castro R. Medeiro F. Delgado-Restituto M. 《Analog Integrated Circuits and Signal Processing》1995,7(2):149-165
This paper uses fundamental models to derive design conditions for maximum speed and resolution in CMOS transimpedance comparators. We distinguish two basic comparator architectures depending on whether the input sensing node is resistive or capacitive, and show that each type yields advantages for different ranges of input current. Then, we introduce a class of current comparator structures which use nonlinear sensing and/or feedback to combine the advantages of capacitive-input and resistive-input architectures. Two members of this class are presented demonstrating resolution levels (measured on silicon prototypes) in the range of pAs. They exhibit complementary functional features: one, the current steering comparator, displays better transient response in the very comparison function, while operation of the other, the current switch comparator, is easily extended to support systematic generation of nonlinear transfer functions in current domain. The paper explores also this latter extension, and presents current-mode circuit blocks for systematic generation of nonlinear functions based on piecewise-linear (PWL) approximation. Proposals made in the paper are demonstrated via CMOS prototypes in two single-poly CMOS n-well technologies: 2m and 1.6m. These prototypes show measured input current comparison range of 140 dB, resolution and offset below 10 pA, and operation speed two orders of magnitude better than that of conventional resistive-input circuits. Also, measurements from the PWL prototypes show excellent rectification properties (down to a few pAs) and small linearity errors (down to 0.13%). 相似文献
4.
The authors report the first experimental verification of chaotic encryption of audio using custom monolithic chaotic oscillators. We use Gm-C techniques to realise a chaotic modulator/demodulator IC that implements a 3rd-order nonlinear differential equation. This has been fabricated in 2.4 μm double-poly technology and includes on-chip tuning circuitry based on amplitude detection. Measurements demonstrate how to exploit the synchronisation between two of these ICs for encrypted transmission 相似文献
5.
A mixed-signal integrated circuit for FM-DCSK modulation 总被引:1,自引:0,他引:1
Delgado-Restituto M. Acosta A.J. Rodriguez-Vazquez A. 《Solid-State Circuits, IEEE Journal of》2005,40(7):1460-1471
This paper presents a mixed-signal application-specific integrated circuit (ASIC) for a frequency-modulated differential chaos shift keying (FM-DCSK) communication system. The chip is conceived to serve as an experimental platform for the evaluation of the FM-DCSK modulation scheme, and includes several programming features toward this goal. The operation of the ASIC is herein illustrated for a data rate of 500 kb/s and a transmission bandwidth in the range of 17 MHz. Using signals acquired from the test platform, bit error rate (BER) estimations of the overall FM-DCSK communication link have been obtained assuming wireless transmission at the 2.4-GHz ISM band. Under all tested propagation conditions, including multipath effects, the system obtains a BER =10/sup -3/ for E/sub b//N/sub o/ lower than 28 dB. 相似文献
6.
7.
The authors present two nonlinear CMOS current-mode circuits that implement neuron soma equations for chaotic neural networks. They have been fabricated in a double-metal, single-poly 1.6 μm CMOS technology. The neuron soma circuits use a novel, highly accurate CMOS circuit strategy to realise piecewise-linear characteristics in the current-mode domain. Their prototypes obtain reduced area and low voltage power supply (down to 3 V) with a clock frequency of 500 kHz 相似文献
8.
Jesús Ruiz-Amaya Manuel Delgado-Restituto ángel Rodríguez-Vázquez 《Analog Integrated Circuits and Signal Processing》2012,71(3):371-381
A 1.2?V 10-bit 60?MS/s pipeline Analog-to-Digital Converter (ADC), fabricated in a 130?nm CMOS technology, is presented. The prototype is composed by five 3-bit pipeline stages and a Sample and Hold (S&H) circuit at the front. Two-stage Miller-compensated Operational Transconductance Amplifiers (OTAs), offset-compensated comparators and bootstrapping sampling switches have been used due to the low voltage supply requirements. Special attention has been paid to the reduction of the power consumption using a thorough design methodology. The converter only consumes 23?mW including on-chip reference voltages and bias current generators. The differential and integral nonlinearity of the ADC are below 0.60 and 0.61 LSBs, respectively. The pipeline converter achieves an effective resolution above 9 bits along the Nyquist bandwidth, and obtains 0.67?pJ energy consumption per conversion, making it one of the most energy-efficient 10-bit video-rate pipeline ADC reported to date. 相似文献
1