| 低功耗高精度的电压比较器设计 |
| |
| 引用本文： | 赵海涛,檀柏梅,赵毅强,耿俊峰.低功耗高精度的电压比较器设计[J].半导体技术,2011,36(1):67-70. |
| |
| 作者姓名： | 赵海涛 檀柏梅 赵毅强 耿俊峰 |
| |
| 作者单位： | 河北工业大学,微电子研究所,天津,300130;天津大学专用集成电路设计中心,天津,300072 |
| |
| 摘 要： | 设计了一款用于实现10位精度逐次逼近型模数转换器(SAR ADC)的电压比较器,该比较器采用高速高精度比较器结构并进行了优化,在高速度、低功耗锁存器的基础上加预放大级以提高比较精度,加RS触发器优化处理比较器的输出信号。同时,采用失调校准技术消除失调,预放大级采用共源共栅结构抑制回程噪声,最终获得了高精度和较低的功耗。仿真结果表明:在Chartered 0.35μm 2P4MCMOS工艺下,时钟频率5 MHz,电源电压3.3 V,分辨率达0.1 mV,平均功耗约为0.45 mW,芯片测试结果表明比较器满足了SAR ADC的要求。
|
| 关 键 词： | 低功耗 前置放大器 失调校准 锁存器 电压比较器 |
Design of a Low Power Dissipation and High Precision Voltage Comparator |
| |
| Zhao Haitao,Tan Baimei,Zhao Yiqiang,Geng Junfeng.Design of a Low Power Dissipation and High Precision Voltage Comparator[J].Semiconductor Technology,2011,36(1):67-70. |
| |
| Authors: | Zhao Haitao Tan Baimei Zhao Yiqiang Geng Junfeng |
| |
| Affiliation: | Zhao Haitao1,Tan Baimei1,ZhaoYiqiang2,Geng Junfeng2(1.Institute of Microelectronics,Hebei University of Technology,Tianjin 300130,China,2.ASIC Design Center,Tianjin University,Tianjin 300072,China) |
| |
| Abstract: | A voltage comparator for 10 bit successive approximation analog to digital converter(SAR ADC)was presented.The optimization structure of high speed and high precision was adopted in the proposed comparator.Based on the high speed and low power latch,the pre-amplifier stage was employed to improve the precision and RS latch stage was applied to optimize the output signal of this comparator.In addition,the offset can be cancelled out by offset cancellation and the kickback noise was retrained by cascade circu... |
| |
| Keywords: | low power pre-amplier offset cancellation latch voltage compatator |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
