首页 | 本学科首页   官方微博 | 高级检索  
     

基于流水线的自检测进位相关和加法器设计
引用本文:李明,曹家麟,冉峰,马世伟.基于流水线的自检测进位相关和加法器设计[J].微电子学与计算机,2006,23(4):48-49.
作者姓名:李明  曹家麟  冉峰  马世伟
作者单位:1. 上海大学微电子中心,上海,200072
2. 上海大学机电工程与自动化学院,上海,200072
基金项目:上海市教委资助项目;上海市重点学科建设项目
摘    要:文章提出了一种基于流水线设计的具有自检测功能的进位相关和加法器。该加法器包括四个8位进位相关和加法器(CDSA).一个4位超前进位单元(BLCU)和一个奇偶校验器。与普通的行波进位加法器相比,文章设计的加法器硬件实现面积仅增加3.85%,而在关键路径的延时上,该加法器要减少39.2%。

关 键 词:流水线  进位相关和  校验位  自检测
文章编号:1000-7180(2006)04-048-02
收稿时间:2005-07-29
修稿时间:2005-07-29

A Pipelined Carry-dependent Sum Adder with its Self-checking Structure
LI Ming,CAO Jia-lin,RAN Feng,MA Shi-wei.A Pipelined Carry-dependent Sum Adder with its Self-checking Structure[J].Microelectronics & Computer,2006,23(4):48-49.
Authors:LI Ming  CAO Jia-lin  RAN Feng  MA Shi-wei
Affiliation:1 Microelectmnics Research and Development Center, Shanghai University, Shanghai 200072;2 Mechatronics Engineering and Automation School, Shanghai University, Shanghai 200072
Abstract:In this paper a pipelined carry-dependent sum adder with the self-checking structure is proposed. The adder includes four 8bits carry-dependent sum adder(CDSA), a 4bits block carry look-ahead unit(BCLU) and a parity checker. The necessary area of the proposed adder is only about 3.85% over the traditional ripple carry adders, while the sum of the traditional adders is delayed by 39.2% with respect to the proposed adder for 32bits implementation.
Keywords:Pipelined  Carry-dependent  Parity  Self-checking
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号