共查询到20条相似文献,搜索用时 125 毫秒
1.
2.
3.
为了在嵌入式机器视觉系统中实现ARM处理器S3C2440与DSP处理器TMS320C5402之间的实时数据通信,设计出一种基于主机接口HPI的数据通信方法.阐述了嵌入式机器视觉系统的总体方案,设计了协处理器DSP的HPI接口与ARM主机之间连接的硬件电路,详细描述并分析了HPI的工作原理和各寄存器的作用,给出基于Linux操作系统的驱动程序.实际应用表明,该方法完全能够实现ARM主机实时地读/写DSP处理器内各存储单元的数据,速度可达10 MB/s,满足了嵌入式机器视觉系统的实时性要求. 相似文献
4.
西安市春秋视讯技术有限责任公司 《今日电子》2004,(10):60-61
机器视觉系统的构成一般机器视觉系统主要包括信息探测、采集系统、图像处理、显示及智能决策等模块,涉及计算机图形学、数字图像处理、视频信息处理、模式识别、人工智能理论、智能信息处理、VLSI技术等技术,可广泛应用于工业产品自动检测、航天、航空、遥感、卫星侦察、天文观测、通讯、交通、电子、金融、医疗等图像采集、处理和决策的诸多领域。图1是机器视觉系统的结构图。嵌入式图像采集处理系统NetSightII是功能完善的嵌入式图像采集处理系统,能快速、简便地构成生产线上的机器视觉系统,解决了由PC/图像采集卡或智能摄像机构成的… 相似文献
5.
6.
7.
8.
嵌入式CPU设计中Cache性能的全局优化 总被引:2,自引:2,他引:0
谢满德 《微电子学与计算机》2005,22(2):143-147
论文针对嵌入式CPU设计方法的特点,提出了两个层次的Cache全局性能优化方法.一个是应用程序层次,即基于编译技术的以循环和数据变换理论为基础的优化数据位置的全局优化方法;另一个是系统层次,即优化Cache索引的全局优化方法.这些方法对嵌入式CPU的设计具有重要的指导作用,能有效地提高嵌入式系统的整体性能. 相似文献
9.
10.
11.
结合划片机视觉的工艺要求,设计了基于外部设备互连PCI总线嵌入式视觉系统,选用S3C2510+ARMLINUX嵌入式软硬件架构,通过S3C2510内置PCI控制器控制PCI总线接口与图像采集模块连接,获取实时图像。介绍了系统的硬件构成、Boot Loader的移植、PCI设备驱动程序的编写方法,以及获取视频数据的上层软件构成。 相似文献
12.
13.
Senyo Apewokin Brian Valentine Jee Choi Linda Wills Scott Wills 《Journal of Signal Processing Systems》2011,62(1):65-76
Current trends in microprocessor design integrate several autonomous processing cores onto the same die. These multicore architectures
are particularly well-suited for computer vision applications, where it is typical to perform the same set of operations repeatedly
over large datasets. These memory- and computation-intensive applications can reap tremendous performance and accuracy benefits
from concurrent execution on multi-core processors. However, cost-sensitive embedded platforms place real-time performance
and efficiency demands on techniques to accomplish this task. Furthermore, parallelization and partitioning techniques that
allow the application to fully leverage the processing capabilities of each computing core are required for multi-core embedded
vision systems. In this paper, we evaluate background modeling techniques on a multicore embedded platform, since this process
dominates the execution and storage costs of common video analysis workloads. We introduce a new adaptive backgrounding technique,
multimodal mean, which balances accuracy, performance, and efficiency to meet embedded system requirements. Our evaluation
compares several pixel-level background modeling techniques in terms of their computation and storage requirements, and functional
accuracy for three representative video sequences, across a range of processing and parallelization configurations. We show
that the multimodal mean algorithm delivers comparable accuracy of the best alternative (Mixture of Gaussians) with a 3.4×
improvement in execution time and a 50% reduction in required storage for optimal block processing on each core. In our analysis
of several processing and parallelization configurations, we show how this algorithm can be optimized for embedded multicore
performance, resulting in a 25% performance improvement over the baseline processing method. 相似文献
14.
Downton A.C. Tregidgo R.W.S. Cuhadar A. 《Vision, Image and Signal Processing, IEE Proceedings -》1994,141(6):431-437
The authors present a general system design method which is intended to support parallelisation of complete image processing applications using MIMD processors. The approach is based upon the utilisation of a generic system level parallel processor architecture, the `pipeline processor farm'(PPF), and is applicable to any embedded application with continuous input/output. The design method is illustrated using applications from the fields of computer vision and image coding. The design model accommodates several commonly exploited parallel processing paradigms, maps conveniently to the software structure of most image processing algorithms, provides incrementally scalable performance, and enables upper-bound speedups to be easily estimated from profiling data generated by the original sequential implementation of the application. It is believed that the approach has significant application in parallel embedded systems design, in the development environment, and in simulation work for computationally intensive image coding algorithms 相似文献
15.
嵌入式通信信号源采用MCU控制DDS芯片的结构,产生FSK、LFM(线性调频)和MSK等多种信号模式。运行实时操作系统μCos-II,将应用程序按功能划分为几个核心任务,由实时内核进行调度,实现了多任务的并行执行,提高了嵌入式系统开发的效率、实时性和可靠性。通过以实时嵌入式操作系统μCos-II为软件平台的嵌入式通信信号源的系统设计,介绍了μCos-II的系统开销、移植和配置、多任务编程以及任务间同步、通信的实现方法。 相似文献
16.
17.
用于嵌入式计算机性能评测技术及其方法研究 总被引:2,自引:1,他引:1
嵌入式系统及应用与市场密切关联,其设计受成本、功耗、芯片体积和开发周期等多种因素的制约,嵌入式系统的性能在满足应用需求的条件下,其性能冗余量不宜太大。在产品开发周期内,以尽可能低的原材料成本和开发成本设计具有适当性能的嵌入式系统,是嵌入式系统项目成功的关键。为此,需要对嵌入式微处理器及嵌入式系统的整体性能进行评测和分析,作为嵌入式系统性能设计的依据。介绍嵌入式系统性能测试的基本原理、测试方法,描述多种嵌入式系统性能评测基准及其适用范围。并在此基础上,分析这些嵌入评测基准程序的应用情况,结合当前嵌入式系统级设计过程中需要早期进行性能评估的需要,介绍E3S评测基准及系统级设计评价方法,给出嵌入式计算机设计中测评技术的未来发展趋势。 相似文献
18.
19.
基于ARM920T的嵌入式网络应用平台构建 总被引:2,自引:0,他引:2
嵌入式系统与以太网技术融合发展将是嵌入式技术未来的重要发展方向。针对目前网络应用的特点,提出了基于AT91RM9200嵌入式微处理器和嵌入式Linux操作系统构建嵌入式网络应用平台的解决方案。详细介绍了该平台各个部分的设计和实现方法:包括硬件模块、引导加载程序、嵌入式Linux内核和根文件系统。为基于ARM的嵌入式网络应用系统的开发搭建了一个较为完善的平台,对于网络通信在嵌入式设备中的应用有很好的借鉴意义。 相似文献