双栅氧LDMOS器件工艺技术的研究与改进

双栅氧LDMOS器件刻蚀过程中极易造成多晶硅残留现象,降低了栅极和源区之间的击穿电压.改进了制备双栅氧LDMOS器件的方法,对于70 nm以下的栅氧厚度,采用保留整个厚栅氧器件区域栅氧的刻蚀方法,同时用一次多晶工艺代替二次多晶工艺,消除了多晶硅残留现象,减少了工艺步骤,提高了成品率;对于厚度大于70 nm或者100 nm的厚栅氧器件,除了以上的改进措施,还增加了一步光刻工艺,分别单独形成高压和低压器件的源漏区域.通过这些方法,解决了多晶残留问题,得到了性能更好的LDMOS器件,大大提高了成品率.     

100V高压CMOS工艺关键技术的研究

提出了一种新的双栅氧(dual gate oxide,DGO)工艺,有效提高了薄栅氧器件与厚栅氧器件的工艺兼容性,同时提高了高低压器件性能的稳定性.在中国科学院微电子研究所0.8μm n阱标准CMOS工艺基础上设计出高低压兼容的100V高压工艺流程,并流片成功.实验结果表明,高压n管和高压p管的关态击穿电压分别为168和-158V,可以在100V高压下安全工作.     

Investigations of Key Technologies for 100V HVCMOS Process

提出了一种新的双栅氧(dual gate oxide,DGO)工艺,有效提高了薄栅氧器件与厚栅氧器件的工艺兼容性,同时提高了高低压器件性能的稳定性.在中国科学院微电子研究所0.8μm n阱标准CMOS工艺基础上设计出高低压兼容的100V高压工艺流程,并流片成功.实验结果表明,高压n管和高压p管的关态击穿电压分别为168和-158V,可以在100V高压下安全工作.     

抗辐射SOI器件栅氧可靠性研究

对抗辐射SOI器件栅氧可靠性进行研究,比较了体硅器件、SOI器件、抗总剂量加固SOI器件的栅氧可靠性,发现SOI材料片的制备与抗总剂量加固过程中的离子注入工艺都会对顶层硅膜造成影响,进而影响栅氧可靠性。最后通过恒压应力法表征栅氧介质随时间击穿(TDDB)的可靠性,结果显示抗总剂量辐射加固工艺的12.5 nm栅氧在125℃高温5.5 V工作电压下TDDB寿命达到14.65年,满足SOI抗总剂量辐射加固工艺对栅氧可靠性的需求。     

一种新型全耗尽双栅MOSFET

提出一种新型全耗尽双栅MOSFET,该器件具有异质栅和LDD结构.异质栅由主栅和两个侧栅组成,分区控制器件的沟道表面势垒.通过Tsuprem-4工艺模拟和Medici器件模拟验证表明,与普通双栅全耗尽SOI相比,该器件获得了更好的开态/关态电流比和亚阈值斜率.在0.18μm工艺下,开态/关态电流比约为1010,亚阈值斜率接近60mV/dec.     

一种新型全耗尽双栅MOSFET

提出一种新型全耗尽双栅MOSFET,该器件具有异质栅和LDD结构.异质栅由主栅和两个侧栅组成,分区控制器件的沟道表面势垒.通过Tsuprem-4工艺模拟和Medici器件模拟验证表明,与普通双栅全耗尽SOI相比,该器件获得了更好的开态/关态电流比和亚阈值斜率.在0.18μm工艺下,开态/关态电流比约为1010,亚阈值斜率接近60mV/dec.     

基于体硅衬底制作全耗尽FinFET器件的工艺方案

随着MOS器件缩小到纳米尺寸,为了改善器件性能,三维全耗尽FinFET器件受到广泛关注和研究.基于体硅衬底,已实现不同结构的FinFET,如双栅、三栅、环栅等结构.不同于SOI衬底FinFET,对于双栅或三栅结构,体硅衬底制作FinFET可能存在源漏穿通问题,对于环栅FinFET器件,工艺实现是一个很大的挑战.综述了目前解决源漏穿通问题的各种工艺方案,提出了全新的基于体硅衬底制作环栅FinFET的工艺方案,并展示了关键步骤的具体工艺实验结果.     

双栅MOSFET高频特性的实验研究

设计制作了不同沟道长度、栅材料以及栅电极构形的各种双栅MOSFET。通过实验全面研究了设计和工艺参数对器件高频特性的影响,阐明了双栅MOSFET的高频设计思想,给出了全离子注入高频低噪声工艺。有效沟道长度为1μm的超高频双栅MOSFET在900MHz下功率增益为17dB,有效沟道长度为1.5μm的甚高频器件在200MHz下功率增益为23dB.     

栅氧化方式对NMOS器件总剂量电离效应的影响

基于抗辐射0.6μm CMOS工艺,对5 V/20 V&LV/HV NMOS器件进行了总剂量加固结构设计,并采用叠栅氧工艺成功制备了抗总剂量能力≥500 krad(Si)高低压兼容的NMOS器件。重点研究了不同的栅氧化工艺对NMOS器件总剂量辐射电离效应的影响作用。研究发现,在抗总剂量电离能力方面,湿法氧化工艺优于干法氧化工艺:即当栅氧厚度小于12.5 nm时,LVNMOS器件因总剂量电离效应引起的阈值电压漂移ΔV_(tn)受栅氧化方式的影响甚小;当栅氧厚度为26 nm时,HVNMOS器件因总剂量电离效应引起的阈值电压漂移ΔVtn受栅氧化方式及工艺温度的影响显著。在500 krad(Si)条件下,采用850℃湿氧+900℃干氧化方式的HVNMOS器件阈值电压漂移ΔV_(tn)比采用800℃湿氧氧化方式的高2倍左右。     

微波双栅GaAs MESFET

按照一种新的双栅器件设计理论,采用阶梯栅和两栅间嵌入虚接地点的结构,使GaAs双栅FET获得了优良的噪声和增益性能。二栅在管壳内通过电容射频接地,有助于稳定性的改善。器件最好水平为f_0:12GHz,N_F:2.42dB,G_(?):13.89dB。该器件设计合理,工艺经过优化,使器件具有较高的成品率及优品率。     

Diagnostic technique for projecting gate oxide reliability and device reliability

This study presents a diagnostic technique for projecting gate oxide reliability and device reliability from the correlation among four kinds of lifetime prediction methods which are experimentally characterized by TDDB, F-N degradation, SILC and hot carrier degradation. It has been found that there exists close correlation between gate oxide degradation and device degradation. Therefore, this technique can be used to evaluate how much the process induced degradation of gate oxide effects on the device degradation.     

Plasma damage in thin gate MOS dielectrics and its effect on device characteristics and reliability

Plasma process-induced damage continues to be a great threat and concern in the modern CMOS technologies. This article concentrates on NMOS vs. PMOS device sensitivity to plasma charging originating from the various processing steps. This dependence is studied with respect to the gate oxide thickness, and large antenna devices are used to evaluate device yield, latent damage, and residual effect of charging on device performance and reliability. Specific studies are performed to explore the resistance to the charging damage in CMOS devices with a 50 Å gate oxide grown with various oxidation processes.     

Electron gate currents and threshold stability in the n-channel stacked gate MOS tetrode

A new structure is given for the n-channel stacked gate MOS tetrode which consists of a polycrystalline silicon buried control gate and thermally grown oxide for the offset gate insulator. As a result of the large band-bending in the offset gate depletion region of an operating tetrode, some drain current electrons surmount the Si-SiO2energy barrier and are injected into the oxide. Since the electron trapping is relatively small in the thermal-oxide offset gate insulator, it was possible to measure gate currents of up to2 times 10^{-4}A/cm². The gate current was measured as a function of the drain current, the drain voltage and the offset gate voltage. The resulting behavior confirms previous models of the tetrode device. Since electron trapping is much less in thermally grown oxide than in deposited pyrolytic oxide which was used formerly, the offset gate threshold voltage shifts less. As a result of this effect the new structure is used to advantage in fabricating the n-channel stacked gate tetrode in that the drain current is comparatively insensitive to changes in the offset gate voltage.     

A bistable MOSFET-type metal-tunnel insulator-semiconductor switch

A new lateral bistable switching structure including an ultra-thin tunnel oxide is presented. The device has an S-type negative resistance characteristic similar to that of a thyristor. Switching between the two stable states is controlled by a MOS-type gate. The device exhibits linear gate control of the switching voltage, a property not shown by other thin-oxide switching structures. The gate can also be used to turn the device off because of variation in the holding current with gate bias.     

A comparison of CVD stacked gate oxide and thermal gate oxide for0.5-μm transistors subjected to process-induced damage

Process-induced damage of gate oxide or of the Si-SiO₂ interface may result in device degradation problems such as threshold voltage scatter. The problem is especially pronounced for submicrometer technology. In addition to offering a low area defect density, a thermal/CVD stacked gate oxide decreases process-induced device degradation dramatically as compared with thermal gate oxide. Hot carrier injection stressing and Fowler-Nordheim stressing were performed to investigate the robustness of CVD stacked gate oxide. The effect of densification of the stacked gate oxide on electrical channel length was studied with supporting SEM analysis. An optimal value for the thickness ratio of CVD to thermal oxide for stacked gate dielectric was observed for minimum defect density of 150-Å gate dielectric     

A study of the effects of tunneling currents and reliability of sub-2 nm gate oxides on scaled n-MOSFETs

This work examined various components of direct gate tunneling currents and analyzed reliability of ultrathin gate oxides (1.4–2 nm) in scaled n-metal-oxide-semiconductor field effective transistor (MOSFETs). Direct gate tunneling current components were studied both experimentally and theoretically. In addition to gate tunneling currents, oxide reliability was investigated as well. Constant voltage stressing was applied to the gate oxides. The oxide breakdown behaviors were observed and their effects on device performance were studied. The ultrathin oxides in scaled n-MOSFETs used in this study showed distinct breakdown behavior and strong location dependence. No “soft” breakdown was seen for 1.5 nm oxide with small area, implying the importance of using small and more realistic MOS devices for ultrathin oxide reliability study instead of using large area devices. Higher frequency of oxide breakdowns in the source/drain extension to the gate overlap region was then observed in the channel region. Possible explanations to the observed breakdown behaviors were proposed based on the quantum mechanical effects and point-contact model for electron conduction in the oxide during the breakdown. It was concluded that the source/drain extension to the gate overlap regions have strong effects on the device performance in terms of both gate tunneling currents and oxide reliability.     

Evaluation of 850°C wet oxide as the gate dielectric in a0.8-μm CMOS process

The authors describe a detailed comparison of a 850°C wet oxide and a 900°C dry oxide as the MOS gate dielectric in a 0.8-μm CMOS process. The device fabrication involves a GE 0.8-μm CMOS process. Emphasis is given to poly-Si gate linewidth measurements which are crucial to the interpretation of the results. The comparison of thin oxide integrity, device characteristics, hot-electron reliability, and total-dose radiation hardness between the two oxides is discussed. Specifically, it is pointed out why the PMOS punchthrough voltage requirements mandate the use of a 850°C wet oxide for the gate dielectric     

Design of a novel double doping polysilicon gate MOSFET

In this paper, a novel design of the double doping polysilicon gate MOSFET device is proposed, which has a p+ buried layer near the drain, and relatively thicker D-gate oxide film (DDPGPD MOSFET). The detailed fabrication process for this device is designed using process simulation software called TSUPREM, and the device structure plan is further used in MEDICI simulation. The effect of gate doping concentration is investigated, and it is found that the device V_th is only influenced by the S-gate; furthermore, the device can get a larger driving current by increasing the doping concentration of D-gate. Compared to other conventional DDPG MOSFETs, the short-channel effects (SCEs) including the off-state current, the gate leakage current and the drain induced barrier lowering effect (DIBL) can be effectively suppressed by the p+ buried layer and thicker D-gate oxide film. Additionally, the other parameters of the device such as the driving current are not seriously affected by the proposed design modifications.