宽带毫米波四倍频器

对毫米波宽带四倍频器的设计方法并进行了理论分析及计算仿真。介绍了利用平衡式结构对奇次谐波进行抑制,从而实现宽带偶次倍频的原理,提出了选择肖特基二极管的原则。利用HFSS仿真和优化电路结构,采用微带线鳍线结构实现了宽频带的毫米波二倍频器。在此基础上,采用两级倍频的方式实现了宽带毫米波四倍频器。设计的Ka波段毫米波四倍频器输入频率6.625～10 GHz,输入功率为10 dBm时,在26.5～40 GHz频率范围内,输出功率大于10 dBm,对三次和五次谐波的抑制大于20 dBc。     

基于肖特基阻性二极管的140 GHz二倍频器

介绍了一种基于肖特基阻性Z-极管的140GHzZ-倍频器,该倍频器采用矩形波导内嵌石英基片微带电路,通过四肖特基结正向并联结构提高驱动功率承受能力。倍频设计中应用了自建精确二极管三维电磁模型、宽带电磁耦合结构和宽带阻抗匹配结构,以提高仿真结果和实际器件的吻合度。测试结果表明：在频率为65GHz一75GHz,功率为20dBm的驱动信号激励下,二倍频器输出频率为130GHz～150GHz,输出功率为3．3dBm～8．0dBm,倍频损耗为11．7dB～16．3dB。在23dBm-24dBm的最大驱动功率激励下,倍频器最大输出功率达11．2dBm／136GHz,基本达到了成像雷达的应用性能指标。     

140 GHz二倍频器的研制

太赫兹通信中本振链输出功率无法满足实际需求,因此提出一种基于肖特基变容二极管的宽带、高效率140 GHz 二倍频器设计方案。该倍频器结构基于波导腔体石英基片微带电路的混合集成方式实现。采用三维有限元与非线性谐波平衡联合仿真方法,实现了倍频器的最优化设计。根据仿真结果,完成了140 GHz二倍频器的加工、制作与测试工作。实测结果表明,在20 dBm的驱动功率下,倍频器的输出功率最高达6.6 mW,倍频效率7.15%;输入功率23 dBm对应的最大输出功率可达11.2 mW。该器件的成功研制使得实现太赫兹通信中的本振链成为可能。     

0.14 THz倍频器的设计与仿真

固态倍频器是毫米波及亚毫米波频段超外差接收机中的关键器件,其研制对太赫兹通信具有重要意义。介绍了一种基于肖特基变容二极管的宽带、高效率0.14 THz二倍频器的拓扑结构和仿真设计。该倍频器基于波导腔体石英基片微带电路形式,通过引线互联分别实现肖特基二极管接地和施加外部直流偏置,倍频器各部分采用了宽带电磁耦合结构设计。在开展了二极管建模及阻抗特性分析的基础上,采用三维有限元与非线性谐波平衡联合仿真方法,实现了倍频器的最优化设计。仿真结果表明,当输入频率为65 GHz~75 GHz,驱动功率为20 dBm时,倍频器的输出功率最高达10.1 dBm,倍频效率达10.8%。     

140GHz二倍频器的研制

太赫兹通信中本振链输出功率无法满足实际需求,因此提出一种基于肖特基变容二极管的宽带、高效率140 GHz二倍频器设计方案。该倍频器结构基于波导腔体石英基片微带电路的混合集成方式实现。采用三维有限元与非线性谐波平衡联合仿真方法,实现了倍频器的最优化设计。根据仿真结果,完成了140 GHz二倍频器的加工、制作与测试工作。实测结果表明,在20 dBm的驱动功率下,倍频器的输出功率最高达6.6 mW,倍频效率7.15%;输入功率23 dBm对应的最大输出功率可达11.2 mW。该器件的成功研制使得实现太赫兹通信中的本振链成为可能。     

基于肖特基二极管的太赫兹二倍频器设计

固态倍频器是太赫兹源应用中的关键器件,如何利用非线性器件提高太赫兹倍频器件的效率是设计太赫兹固态电路的关键。本文介绍了利用肖特基二极管非线性特性设计固态太赫兹二倍频器的2种方法,即采用直接阻抗匹配和传输模式匹配设计了2种不同拓扑结构的170 GHz二倍频器,针对设计的结构模型,分别进行三维有限元电磁仿真和非线性谐波平衡仿真。仿真结果表明,在17 dBm输入功率的驱动下,倍频器在160 GHz~180 GHz输出频率范围内,倍频效率在15%左右,输出功率大于7 mW。最后对2种方法设计的倍频器结构进行了简单对比和分析,为今后太赫兹倍频研究和设计提供仿真方法。     

110GHz 阻性平衡三倍频器设计

本文介绍了一种基于阻性肖特基二极管芯片UMS DBES105a 的110GHz 三倍频器,通过两个芯片反向并联形成 了平衡结构,同时提高了倍频器的功率承受能力。电路设计中使用二极管三维电磁模型,匹配设计时未设计专门的输入 过渡和滤波器,而是直接经行匹配设计,提供了更多的可优化参量,以达到最佳的匹配效果和带宽。经过HFSS 和ADS 联合仿真,在频率为31~44GHz,功率为20dBm 的驱动信号激励下,三倍频器输出频率大于7dBm,最大输出功率为 9.1dBm@105GHz。     

单片集成430 GHz三倍频器的设计及测试

通过单片集成的方法,将工作于太赫兹频段(430GHz)的三倍频器的各个功能电路集成在厚度为12μm的砷化镓薄膜单片上,设计、制造太赫兹三倍频集成电路单片。单片结构采用一对反向并联连接的肖特基二极管,构成串联平衡式电路,电路不需要外加偏置电压。平衡式电路只产生奇数次谐波,简化了电路分析和优化过程。电路设计采用三维电磁仿真软件与谐波非线性仿真软件联合仿真场路的方法,准确模拟单片电路的射频特性。将单片电路安装在中间剖开的波导腔体内制成三倍频器进行测试,在430GHz处测得输出功率为215.7μW,效率为4.3%。     

基于石英基片的二毫米频段三倍频器的研制

介绍了一个基于石英基片的二毫米频段三倍频器.采用反向并联变容二极管对结构实现倍频.建立了该二极管管对的等效电路模型并提取了模型参数.设计实现的倍频器输入为K型接头结构,输出为WR-8波导结构.获得的倍频器在输出频率为112.8～118.2 GHz范围内,输出功率大于0 dBm,最大输出功率超过2 dBm,最小倍频损耗为...     

330 GHz高性能二次谐波混频器设计

采用反向并联肖特基二极管对设计了一种330 GHz二次谐波混频器。混频器电路采用微带结构,使用波导-微带探针耦合的形式进行过渡;采用50 μm厚的石英作为基板,有效减小了电路体积;采用HFSS和ADS对电路进行仿真和谐波平衡仿真。仿真结果显示,混频器在310~350 GHz范围内的变频损耗优于9.5 dB,所需本振(LO)功率为3 dBm,有效降低了对本振的要求。     

W波段功率合成六倍频源

通过倍频方法和功率合成方法设计了W波段六倍频源,将Ku或K波段信号倍频至W波段。信号经过Ka波段二倍频、巴仑、有源放大后,输出两路信号功率约为25 dBm,以此推动变容肖特基二极管进行三倍频,并进行功率合成输出。为了抑制偶次谐波和提高输出功率,二极管使用了反向并联平衡电路结构。该六倍频源在90-115 GHz 输出范围内输出功率大于12 dBm、最大输出功率为13.8 dBm、功率平坦度为1.2 dB。该模块提出了W波段源的产生方法,为今后设计W波段TR组件发射源提供了参考价值。     

A Broadband CMOS Frequency Tripler Using a Third-Harmonic Enhanced Technique

A third harmonic enhanced technique is proposed to implement a broadband and low-phase-noise CMOS frequency tripler. It nonlinearly combines a pair of differential fundamental signals to generate deep cuts at the peaks of the fundamental waveform, resulting in a strong third harmonic frequency output. This mechanism has inherent suppression on the fundamental and the other harmonics so that only a low-Q high-pass filter on the lossy silicon substrate is applied at the output to further reject the fundamental and the second harmonic frequencies, in contrast to the high-Q filters used in most of the previous tripler designs. The fabricated circuit using 0.18 m CMOS technology is compact and has an input frequency range from 1.7 GHz to 2.25 GHz, or an output frequency range from 5.1 GHz to 6.75 GHz, resulting in about 28% frequency bandwidth. The optimum conversion loss from the tripler is 5.6 dB (27.5% efficiency) at an input power of 2 dBm. The suppressions for the fundamental, second and fourth harmonics in the measurement are better than 11 dB, 9 dB, and 20 dB within an input power range from 2 dBm to 7 dBm.     

Design of a W-band Frequency Tripler for Broadband Operation Based on a Modified Equivalent Circuit Model of GaAs Schottky Varistor Diode

This paper presents the design and experimental results of a W-band frequency tripler with commercially available planar Schottky varistor diodes DBES105a fabricated by UMS, Inc. The frequency tripler features the characteristics of tunerless, passive, low conversion loss, broadband and compact. Considering actual circuit structure, especially the effect of ambient channel around the diode at millimeter wavelength, a modified equivalent circuit model for the Schottky diode is developed. The accuracy of the magnitude and phase of S21 of the proposed equivalent circuit model is improved by this modification. Input and output embedding circuits are designed and optimized according to the corresponding embedding impedances of the modified circuit model of the diode. The circuit of the frequency tripler is fabricated on RT/Rogers 5880 substrate with thickness of 0.127 mm. Measured conversion loss of the frequency tripler is 14.5 dB with variation of ±1 dB across the 75?~?103 GHz band and 15.5?~?19 dB over the frequency range of 103?~?110 GHz when driven with an input power of 18 dBm. A recorded maximum output power of 6.8 dBm is achieved at 94 GHz at room temperature. The minimum harmonics suppression is greater than 12dBc over 75?~?110 GHz band.     

225–255-GHz InP DHBT Frequency Tripler MMIC Using Complementary Split-Ring Resonator

In this paper, a novel design of frequency tripler monolithic microwave integrated circuit (MMIC) using complementary split-ring resonator (CSRR) is proposed based on 0.5-μm InP DHBT process. The CSRR-loaded microstrip structure is integrated in the tripler as a part of impedance matching network to suppress the fundamental harmonic, and another frequency tripler based on conventional band-pass filter is presented for comparison. The frequency tripler based on CSRR-loaded microstrip generates an output power between ?8 and ?4 dBm from 228 to 255 GHz when the input power is 6 dBm. The suppression of fundamental harmonic is better than 20 dBc at 77–82 GHz input frequency within only 0.15?×?0.15 mm² chip area of the CSRR structure on the ground layer. Compared with the frequency tripler based on band-pass filter, the tripler using CSRR-loaded microstrip obtains a similar suppression level of unwanted harmonics and higher conversion gain within a much smaller chip area. To our best knowledge, it is the first time that CSRR is used for harmonic suppression of frequency multiplier at such high frequency band.     

A Millimeter Wave Phase Locked and Frequency Multiplying Source

A millimeter wave phase locked and frequency multiplying source is proposed in this paper. The design includes an X-band phase locked loop (PLL) frequency synthesizer as the base frequency source, and a monolithic millimeter wave frequency tripler, which is developed by using OMMIC 0.18μm pHEMT process. The PLL and the tripler are integrated in a single circuit board to make a low-cost and compact frequency source with the size of 6cm × 5cm. Measurement shows an output power of more than 4.8dBm at the frequency range from 35 to 36.7GHz. A phase noise of about -92dBc/Hz at 100kHz offset is achieved.     

基于肖特基势垒二极管三维电磁模型的220GHz三倍频器

采用阻性肖特基势垒二极管UMS DBES105a设计了一个太赫兹三倍频器.为了提高功率容量和倍频效率,该倍频器采用反向并联二极管对结构实现平衡式倍频.根据S参数测试曲线建立了该二极管的等效电路模型并提取了模型参数.由于在太赫兹频段二极管的封装影响到电路的场分布,将传统的二极管SPICE参数直接应用于太赫兹频段的电路设计存在一定缺陷,因此还建立了二极管的三维电磁模型.基于该模型研制出的220 GHz三倍频器最大输出功率为1.7 mW,最小倍频损耗为17.5 dB,在223.5 GHz~237 GHz输出频率范围内,倍频损耗小于22 dB.     

A 12-36GHz PHEMT MMIC balanced frequency tripler

A novel configuration of balanced frequency InGaAs pseudomorphic high electron mobility transistor (PHEMT) monolithic microwave integrated circuit (MMIC) tripler is proposed. A resonant LC filter is used to eliminate the fundamental frequency and a phase delay line is employed to suppress the second harmonic. The separation of the independent phase shifters makes the tripler more compact and flexible. The conversion loss of the tripler operating from 12 to 36GHz is less than 9.4dB at 9-dBm input power. As compared to the third-harmonic frequency, the fundamental frequency is suppressed more than 21.4dB while for the second harmonic is more than 22.3dB at 36GHz.     

无基片空间合成的220 GHz三次倍频电路研究

基于四阳极结同向串联型GaAs平面肖特基二极管,设计并实现了无基片空间合成的220 GHz三次倍频电路。采用四支肖特基二极管协同工作,在脊波导小片上下两侧各倒装焊接两支肖特基二极管,构成上下反向结构。采用场路结合的方式,对倍频电路的倍频效率进行了仿真。仿真结果显示输入功率为300 mW,输出频率为213~229 GHz时,倍频效率大于3%;采用E波段功率放大器推动三次倍频电路,获得了倍频器输出功率。测试数据表明,驱动功率为300 mW时,输出频率为213~229 GHz时,输出功率大于5 dBm,倍频效率为1%~2%。